5
所属分类：VHDL/FPGA/Verilog
开发工具：VHDL
文件大小：16KB
下载次数：7
上传日期：2009-12-19 11:30:14
上 传 者：
bluelyeye
说明： simple code based on verilog
shifter , cla ,clg , ALU ,PC, decoder ,
tb_top
文件列表:
imem.mif (10948, 2008-04-24)
imem.v (3747, 2008-04-24)
BLKMEMSP_V6_2.v (17044, 2008-04-24)
tb_top.v (3209, 2008-04-25)
se.v (151, 2008-04-26)
pc.v (485, 2008-05-08)
tbuf.v (151, 2008-05-08)
MAKE_CLK.v (1856, 2008-05-09)
dff16.v (201, 2008-05-09)
ALU.v (1439, 2008-05-09)
register_file.v (1643, 2008-05-09)
psr.v (546, 2008-05-09)
decoder.v (10643, 2008-05-09)
dsd_processor.v (1918, 2008-05-09)
IR.v (990, 2008-05-09)
CLG4.v (266, 2008-04-04)
CLA4.v (768, 2008-04-04)
mux16.v (113, 2008-04-11)
shifter.v (898, 2008-04-12)
CLA16.v (566, 2008-04-18)
imem.coe (11726, 2008-04-24)
dmem.v (3798, 2008-04-24)
近期下载者：
相关文件：
收藏者：