fifo

所属分类:VHDL/FPGA/Verilog
开发工具:VHDL
文件大小:6KB
下载次数:24
上传日期:2010-04-16 20:58:23
上 传 者zhulyan580086
说明:  fifo用Verilog hdl的实现,这是一个比较常用的源码,文档中有很详细的注释,初学者应该可以看懂。
(implementation using Verilog hdl usb, this is a common source, the document had a very detailed notes, beginners should understand.)

文件列表:
fifo_test\beh_fifo.v (2912, 2010-03-12)
fifo_test\fifo1.v (1515, 2009-12-30)
fifo_test\fifomem.v (1195, 2010-03-02)
fifo_test\log_out.txt (1024, 2009-12-31)
fifo_test\rptr_empty.v (1881, 2009-12-30)
fifo_test\sync_r2w.v (873, 2009-12-30)
fifo_test\sync_w2r.v (840, 2009-12-29)
fifo_test\wave.do (2548, 2010-03-12)
fifo_test\wptr_full.v (1896, 2010-03-02)
fifo_test (0, 2010-04-12)

近期下载者

相关文件


收藏者