GeneratingFPGA-AcceleratedDFTLibraries
所属分类:VHDL/FPGA/Verilog
开发工具:VHDL
文件大小:230KB
下载次数:15
上传日期:2010-05-18 11:13:00
上 传 者:
greenant00
说明: 关于DFT的文章,应用FPGA实现傅立叶变换。
(Abstract—We present a domain-specific approach to generate
high-performance hardware-software partitioned implementations
of the discrete Fourier transform (DFT). The partitioning
strategy is a heuristic based on the DFT’s divide-and-conquer
algorithmic structure and fine tuned by the feedback-driven
exploration of candidate designs. We have integrated this approach
in the Spiral linear-transform code-generation framework
to support push-button automatic implementation. We present
evaluations of hardware-software DFT implementations running
on the embedded PowerPC processor and the reconfigurable
fabric of the Xilinx Virtex-II Pro FPGA.
In our experiments, the 1D and 2D DFT’s FPGA-accelerated
libraries exhibit between 2 and 7.5 times higher performance
(operations per second) and up to 2.5 times better energy
efficiency (operations per Joule) than the software-only version.)
文件列表:
GeneratingFPGA-AcceleratedDFTLibraries.pdf (278789, 2008-12-24)
近期下载者:
相关文件:
收藏者: