syn_wr

所属分类:VHDL/FPGA/Verilog
开发工具:VHDL
文件大小:82KB
下载次数:1
上传日期:2016-06-12 15:53:42
上 传 者GONGDAYIGE
说明:  一般来说,CPU的读写时钟会引入到PLD中,笔者利用CPU的读写时钟实现同步读写寄存器,提高设计的可靠性。因此这种建模方式是推荐的CPU读写PLD寄存器建模方式
(In general, CPU clock reading and writing will be introduced to the PLD, the author uses the CPU to read and write clock synchronized read and write registers, improve design reliability. Therefore, this model is the recommended way to read and write CPU registers modeling PLD)

文件列表:
syn_wr\asyn_bad\asyn_bad.prd (279, 2006-03-09)
syn_wr\asyn_bad\asyn_bad.prj (1152, 2006-03-09)
syn_wr\asyn_bad\decode.v (849, 2006-03-09)
syn_wr\asyn_bad\read_reg.v (792, 2006-03-09)
syn_wr\asyn_bad\rev_1\AutoConstraint_top.sdc (168, 2006-03-09)
syn_wr\asyn_bad\rev_1\decode.edn (56106, 2006-03-09)
syn_wr\asyn_bad\rev_1\decode.fse (0, 2006-03-09)
syn_wr\asyn_bad\rev_1\decode.prf (245, 2006-03-09)
syn_wr\asyn_bad\rev_1\decode.srm (25760, 2006-03-09)
syn_wr\asyn_bad\rev_1\decode.srr (20395, 2006-03-09)
syn_wr\asyn_bad\rev_1\decode.srs (8951, 2006-03-09)
syn_wr\asyn_bad\rev_1\decode.tlg (2100, 2006-03-09)
syn_wr\asyn_bad\rev_1\generic.fse (0, 2006-03-09)
syn_wr\asyn_bad\rev_1\generic.srd (21751, 2006-03-09)
syn_wr\asyn_bad\rev_1\syntmp\decode.msg (0, 2006-03-09)
syn_wr\asyn_bad\rev_1\syntmp\decode.plg (236, 2006-03-09)
syn_wr\asyn_bad\top.v (1798, 2006-03-09)
syn_wr\asyn_bad\write_reg.v (904, 2006-03-09)
syn_wr\oe_edge\decode.v (819, 2006-03-09)
syn_wr\oe_edge\oe_edge.prd (277, 2006-03-09)
syn_wr\oe_edge\oe_edge.prj (1147, 2006-03-09)
syn_wr\oe_edge\read_reg.v (840, 2006-03-09)
syn_wr\oe_edge\rev_2\AutoConstraint_top.sdc (341, 2006-03-09)
syn_wr\oe_edge\rev_2\generic.fse (0, 2006-03-09)
syn_wr\oe_edge\rev_2\generic.srd (22995, 2006-03-09)
syn_wr\oe_edge\rev_2\syntmp\top.msg (1282, 2006-03-09)
syn_wr\oe_edge\rev_2\syntmp\top.plg (448, 2006-03-09)
syn_wr\oe_edge\rev_2\top.edn (54688, 2006-03-09)
syn_wr\oe_edge\rev_2\top.fse (0, 2006-03-09)
syn_wr\oe_edge\rev_2\top.prf (276, 2006-03-09)
syn_wr\oe_edge\rev_2\top.srm (25450, 2006-03-09)
syn_wr\oe_edge\rev_2\top.srr (28445, 2006-03-09)
syn_wr\oe_edge\rev_2\top.srs (9521, 2006-03-09)
syn_wr\oe_edge\rev_2\top.tlg (1178, 2006-03-09)
syn_wr\oe_edge\top.v (1820, 2006-03-09)
syn_wr\oe_edge\write_reg.v (1071, 2006-03-09)
syn_wr\syn_wr\decode.v (849, 2006-03-09)
syn_wr\syn_wr\read_reg.v (840, 2006-03-09)
syn_wr\syn_wr\rev_1\generic.fse (0, 2006-03-09)
syn_wr\syn_wr\rev_1\generic.srd (23119, 2006-03-09)
... ...

近期下载者

相关文件


收藏者