Writing-TBusing-SystemVerilog
所属分类:VHDL/FPGA/Verilog
开发工具:VHDL
文件大小:1754KB
下载次数:4
上传日期:2017-03-01 20:08:30
上 传 者:
叫我超哥
说明: 本书是关于如何用systemverilog写测试台程序的,对于搞验证和测试的人绝对有用
(This book is about how to use the systemverilog write test bench program, for those who engage in verification and testing is absolutely useful)
文件列表:
Writing Testbenches using SystemVerilog.pdf (3045881, 2016-12-16)
近期下载者:
相关文件:
收藏者: