xapp1257-multiboot-fallback-spi-flash

所属分类:VHDL/FPGA/Verilog
开发工具:Vivado
文件大小:6775KB
下载次数:16
上传日期:2017-09-15 11:55:55
上 传 者骄傲的小龙虾
说明:  基于外部flah的FPGA多重启动程序,在应用程序启动失败时能自动返回到基础程序
(A FPGA multiple startup program based on external flah that automatically returns to the underlying program when the application startup fails)

文件列表:
Design\ready_to_download (0, 2015-05-27)
Design\ready_to_download\KCU105_multiboot_corrupt_idcode_spix4.mcs (12498652, 2015-04-24)
Design\ready_to_download\KCU105_multiboot_spix4.mcs (12498652, 2015-04-24)
Design\tcl (0, 2015-05-27)
Design\tcl\script (0, 2015-05-27)
Design\tcl\script\create_design.tcl (1353, 2015-05-20)
Design\tcl\script\design.xdc (924, 2015-05-20)
Design\tcl\sources (0, 2015-05-27)
Design\tcl\sources\Golden (0, 2015-05-27)
Design\tcl\sources\Golden\Golden_top.vhd (1353, 2015-05-20)
Design\tcl\sources\Golden\LED_Display.vhd (1364, 2015-05-20)
Design\tcl\sources\Update (0, 2015-05-27)
Design\tcl\sources\Update\LED_Display.vhd (1376, 2015-05-20)
Design\tcl\sources\Update\Update_top.vhd (1339, 2015-05-20)
Design\Vivado_projects (0, 2015-05-27)
Design\Vivado_projects\Golden (0, 2015-05-27)
Design\Vivado_projects\Golden\.Xil (0, 2015-03-04)
Design\Vivado_projects\Golden\Golden.cache (0, 2015-05-27)
Design\Vivado_projects\Golden\Golden.cache\compile_simlib (0, 2015-01-08)
Design\Vivado_projects\Golden\Golden.cache\wt (0, 2015-05-27)
Design\Vivado_projects\Golden\Golden.cache\wt\java_command_handlers.wdf (274, 2015-04-24)
Design\Vivado_projects\Golden\Golden.cache\wt\synthesis.wdf (3752, 2015-04-24)
Design\Vivado_projects\Golden\Golden.cache\wt\synthesis_details.wdf (100, 2015-04-24)
Design\Vivado_projects\Golden\Golden.cache\wt\webtalk_pa.xml (1476, 2015-04-24)
Design\Vivado_projects\Golden\Golden.hw (0, 2015-05-27)
Design\Vivado_projects\Golden\Golden.hw\Golden.lpr (343, 2015-04-24)
Design\Vivado_projects\Golden\Golden.hw\hw_1 (0, 2015-05-27)
Design\Vivado_projects\Golden\Golden.hw\hw_1\hw.xml (774, 2015-04-24)
Design\Vivado_projects\Golden\Golden.hw\hw_1\wave (0, 2015-02-10)
Design\Vivado_projects\Golden\Golden.hw\hw_1\xcku040_0 (0, 2015-05-27)
Design\Vivado_projects\Golden\Golden.hw\hw_1\xcku040_0\dashboard (0, 2015-05-27)
Design\Vivado_projects\Golden\Golden.hw\hw_1\xcku040_0\dashboard\SysMon.xml (964, 2015-03-03)
Design\Vivado_projects\Golden\Golden.runs (0, 2015-05-27)
Design\Vivado_projects\Golden\Golden.runs\.jobs (0, 2015-05-27)
Design\Vivado_projects\Golden\Golden.runs\.jobs\vrs_config_1.xml (259, 2015-01-08)
Design\Vivado_projects\Golden\Golden.runs\.jobs\vrs_config_10.xml (238, 2015-02-26)
Design\Vivado_projects\Golden\Golden.runs\.jobs\vrs_config_11.xml (421, 2015-03-10)
Design\Vivado_projects\Golden\Golden.runs\.jobs\vrs_config_12.xml (421, 2015-04-15)
Design\Vivado_projects\Golden\Golden.runs\.jobs\vrs_config_13.xml (239, 2015-04-24)
... ...

************************************************************************* ____ ____ / /\/ / /___/ \ / \ \ \/ Copyright 2015 Xilinx, Inc. All rights reserved. \ \ This file contains confidential and proprietary / / information of Xilinx, Inc. and is protected under U.S. /___/ /\ and international copyright and other intellectual \ \ / \ property laws. \___\/\___\ ************************************************************************* Vendor: Xilinx Current readme.txt Version: 1.0 Date Last Modified: 27MAY2015 Date Created: 27MAY2015 Associated Filename: xapp1257-multiboot-fallback-spi-flash.zip Associated Document: XAPP1257, MultiBoot and Fallback with SPI Flash in UltraScale FPGAs Supported Device(s): UltraScale ************************************************************************* Disclaimer: This disclaimer is not a license and does not grant any rights to the materials distributed herewith. Except as otherwise provided in a valid license issued to you by Xilinx, and to the maximum extent permitted by applicable law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and (2) Xilinx shall not be liable (whether in contract or tort, including negligence, or under any other theory of liability) for any loss or damage of any kind or nature related to, arising under or in connection with these materials, including for any direct, or any indirect, special, incidental, or consequential loss or damage (including loss of data, profits, goodwill, or any type of loss or damage suffered as a result of any action brought by a third party) even if such damage or loss was reasonably foreseeable or Xilinx had been advised of the possibility of the same. Critical Applications: Xilinx products are not designed or intended to be fail-safe, or for use in any application requiring fail-safe performance, such as life-support or safety devices or systems, Class III medical devices, nuclear facilities, applications related to the deployment of airbags, or any other applications that could lead to death, personal injury, or severe property or environmental damage (individually and collectively, "Critical Applications"). Customer assumes the sole risk and liability of any use of Xilinx products in Critical Applications, subject only to applicable laws and regulations governing limitations on product liability. THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS PART OF THIS FILE AT ALL TIMES. ************************************************************************* This readme file contains these sections: 1. REVISION HISTORY 2. OVERVIEW 3. SOFTWARE TOOLS AND SYSTEM REQUIREMENTS 4. DESIGN FILE HIERARCHY 5. SUPPORT 1. REVISION HISTORY Readme Date Version Revision Description ========================================================================= 27MAY2015 1.0 Initial Xilinx release. ========================================================================= 2. OVERVIEW This readme describes how to use the files that come with XAPP1257. The MultiBoot design runs on KCU105 demo kit. The reference system contains two software projects: Golden and Update ready_to_download directory contain flash programming files for quick demo on KCU105. VIVADO directory contains the compiled projects for Golden and Update design runs. tcl dirctory contains source files and tcl script to build the projects in non project mode. 3. SOFTWARE TOOLS AND SYSTEM REQUIREMENTS * Xilinx Vivado Design Suite 2015.1 4. DESIGN FILE HIERARCHY \readme.txt | This file \ready_to_download | This folder contains ready to download .mcs files for a quick | demo. \vivado_projects | This folder contains compliled Golden and Udpate designs | using Vivado 2015.1 for reference \tcl | This folder contains tcl script and source files to generate Golden | and Update bitstreams in Non-project mode. | To run the tcl script, unzip the reference design folder. | Open a Vivado Tcl Shell: | Start -> All Programs -> Xilinx Design Tools -> Vivado 2015.1 -> Vivado 2015.1 Tcl Shell | In Vivado Tcl Shell type: | > cd C:/xapp1247/tcl/script | > source create_design.tcl | Follow the instructions provided in the application note for information | how to setup, and run the design on board. 5. SUPPORT To obtain technical support for this reference design, go to www.xilinx.com/support to locate answers to known issues in the Xilinx Answers Database or to create a WebCase.

近期下载者

相关文件


收藏者