10_100m_ethernet-fifo_convertor

所属分类:VHDL/FPGA/Verilog
开发工具:Verilog
文件大小:482KB
下载次数:2
上传日期:2018-05-17 11:16:21
上 传 者二叠好
说明:  10_100m_ethernet-fifo_convertor

文件列表:
10_100m_ethernet-fifo_convertor (0, 2018-03-07)
10_100m_ethernet-fifo_convertor\doc (0, 2018-03-07)
10_100m_ethernet-fifo_convertor\doc\10_100M_Ethernet-FIFO_Convertor.pdf (563926, 2009-12-14)
10_100m_ethernet-fifo_convertor\testbench (0, 2018-03-07)
10_100m_ethernet-fifo_convertor\testbench\wavefile (0, 2018-03-07)
10_100m_ethernet-fifo_convertor\testbench\wavefile\CRC_Module.vwf (61437, 2009-12-14)
10_100m_ethernet-fifo_convertor\testbench\wavefile\InitModule.vwf (6477, 2009-12-14)
10_100m_ethernet-fifo_convertor\verilog (0, 2018-03-07)
10_100m_ethernet-fifo_convertor\verilog\common.v (1531, 2009-12-14)
10_100m_ethernet-fifo_convertor\verilog\concise.cpp (4632, 2009-12-14)
10_100m_ethernet-fifo_convertor\verilog\CRC_Module.v (3087, 2009-12-14)
10_100m_ethernet-fifo_convertor\verilog\Ethernet.fit.summary (620, 2009-12-14)
10_100m_ethernet-fifo_convertor\verilog\EthernetModule.v (2929, 2009-12-14)
10_100m_ethernet-fifo_convertor\verilog\InitModule.v (825, 2009-12-14)
10_100m_ethernet-fifo_convertor\verilog\RxModule.v (9164, 2009-12-14)
10_100m_ethernet-fifo_convertor\verilog\test_feedback.v (1691, 2009-12-14)
10_100m_ethernet-fifo_convertor\verilog\tri_state.v (374, 2009-12-14)
10_100m_ethernet-fifo_convertor\verilog\TxModule.v (8137, 2009-12-14)

Hi, folks, I am sorry for the incomplete document and absence of the test files for this project. Here I provide the test cpp program, concise.cpp, by connecting the fifo_source and fifo_sink. In the environment of Linux, run g++ -o main concise.cpp and then ./main When the program is running, then you must be able to know how to operate the IP core. Although the pdf document downloaded is out of date, it can tell out some clue on how to design ethernet-fifo convertor. Now both the RxModule and TxModule are designed with RAM, so that it consumes lesser resource. This project has been tested on the hardware designed by myself. I have provided the circuit in the appendix of the document. These materials can be used directly. If you find something wrong with the codes or have any problem, please feel free to contact me. Sincerely yours, Renliang Gu gurenliang@gmail.com 13 Dec. 2009

近期下载者

相关文件


收藏者