FPGA时序约束和timequest timing analyzer
所属分类:系统设计方案
开发工具:Verilog
文件大小:78KB
下载次数:9
上传日期:2018-06-06 08:26:22
上 传 者:
天天爱上学
说明: no intro
(Constraining all clocks, including the clocks unique to your design, is essential for accurate timing analysis results. The Quartus II TimeQuest Timing Analyzer provides many SDC commands for a variety of clock configurations and typical clocks.)
文件列表:
FPGA时序约束和timequest timing analyzer.doc (184832, 2018-06-05)
近期下载者:
相关文件:
收藏者: