at7_ex13_VIO
所属分类：嵌入式/单片机/硬件编程
开发工具：VHDL
文件大小：17076KB
下载次数：0
上传日期：2018-08-01 09:47:22
上 传 者：
gaojie123
说明： 通过Verilog 语言来实现pcf8563芯片的万年历功能表述
(Through Verilog language to achieve PCF8563 chip calendar function description)
文件列表:
at7_ex13_VIO\at7.cache\ip\d06196eab6910015\d06196eab6910015.xci (6212, 2018-03-28)
at7_ex13_VIO\at7.cache\ip\d06196eab6910015\dbg_hub_CV.dcp (230595, 2018-03-28)
at7_ex13_VIO\at7.cache\wt\java_command_handlers.wdf (412, 2018-03-28)
at7_ex13_VIO\at7.cache\wt\project.wpc (122, 2018-03-28)
at7_ex13_VIO\at7.cache\wt\synthesis.wdf (5233, 2018-03-28)
at7_ex13_VIO\at7.cache\wt\synthesis_details.wdf (100, 2018-03-28)
at7_ex13_VIO\at7.cache\wt\webtalk_pa.xml (2881, 2018-03-28)
at7_ex13_VIO\at7.hw\at7.lpr (343, 2017-04-01)
at7_ex13_VIO\at7.hw\hw_1\hw.xml (9178, 2018-03-28)
at7_ex13_VIO\at7.hw\webtalk\.xsim_webtallk.info (59, 2017-02-22)
at7_ex13_VIO\at7.hw\webtalk\labtool_webtalk.log (372, 2017-02-22)
at7_ex13_VIO\at7.hw\webtalk\usage_statistics_ext_labtool.html (2894, 2017-02-22)
at7_ex13_VIO\at7.hw\webtalk\usage_statistics_ext_labtool.xml (2460, 2017-02-22)
at7_ex13_VIO\at7.ip_user_files\ip\clk_wiz_0\clk_wiz_0.veo (3987, 2017-02-09)
at7_ex13_VIO\at7.ip_user_files\ip\clk_wiz_0\clk_wiz_0_stub.v (1347, 2017-02-09)
at7_ex13_VIO\at7.ip_user_files\ip\clk_wiz_0\clk_wiz_0_stub.vhdl (1322, 2017-02-09)
at7_ex13_VIO\at7.ip_user_files\ip\vio_0\vio_0.veo (3296, 2018-03-28)
at7_ex13_VIO\at7.ip_user_files\ip\vio_0\vio_0.vho (3608, 2018-03-28)
at7_ex13_VIO\at7.ip_user_files\ip\vio_0\vio_0_stub.v (1518, 2018-03-28)
at7_ex13_VIO\at7.ip_user_files\ip\vio_0\vio_0_stub.vhdl (1651, 2018-03-28)
at7_ex13_VIO\at7.ip_user_files\ipstatic\clk_wiz_v5_3_1\mmcm_pll_drp_func_7s_mmcm.vh (24240, 2017-02-07)
at7_ex13_VIO\at7.ip_user_files\ipstatic\clk_wiz_v5_3_1\mmcm_pll_drp_func_7s_pll.vh (19041, 2017-02-07)
at7_ex13_VIO\at7.ip_user_files\ipstatic\clk_wiz_v5_3_1\mmcm_pll_drp_func_us_mmcm.vh (24226, 2017-02-07)
at7_ex13_VIO\at7.ip_user_files\ipstatic\clk_wiz_v5_3_1\mmcm_pll_drp_func_us_pll.vh (22052, 2017-02-07)
at7_ex13_VIO\at7.ip_user_files\sim_scripts\clk_wiz_0\activehdl\clk_wiz_0.sh (4307, 2017-02-09)
at7_ex13_VIO\at7.ip_user_files\sim_scripts\clk_wiz_0\activehdl\clk_wiz_0.udo (0, 2017-02-09)
at7_ex13_VIO\at7.ip_user_files\sim_scripts\clk_wiz_0\activehdl\compile.do (715, 2017-02-09)
at7_ex13_VIO\at7.ip_user_files\sim_scripts\clk_wiz_0\activehdl\file_info.txt (762, 2017-02-09)
at7_ex13_VIO\at7.ip_user_files\sim_scripts\clk_wiz_0\activehdl\glbl.v (1470, 2016-06-02)
at7_ex13_VIO\at7.ip_user_files\sim_scripts\clk_wiz_0\activehdl\simulate.do (320, 2017-02-09)
at7_ex13_VIO\at7.ip_user_files\sim_scripts\clk_wiz_0\activehdl\wave.do (32, 2017-02-09)
at7_ex13_VIO\at7.ip_user_files\sim_scripts\clk_wiz_0\ies\clk_wiz_0.sh (5581, 2017-02-09)
at7_ex13_VIO\at7.ip_user_files\sim_scripts\clk_wiz_0\ies\file_info.txt (798, 2017-02-09)
at7_ex13_VIO\at7.ip_user_files\sim_scripts\clk_wiz_0\ies\glbl.v (1470, 2016-06-02)
at7_ex13_VIO\at7.ip_user_files\sim_scripts\clk_wiz_0\ies\run.f (422, 2017-02-09)
at7_ex13_VIO\at7.ip_user_files\sim_scripts\clk_wiz_0\modelsim\clk_wiz_0.sh (4611, 2017-02-09)
at7_ex13_VIO\at7.ip_user_files\sim_scripts\clk_wiz_0\modelsim\clk_wiz_0.udo (0, 2017-02-09)
... ...
The files in this directory structure are automatically generated and managed by Vivado. Editing these files is not recommended.
近期下载者：
相关文件：
收藏者：