dvcdwcscadtools
所属分类：文章/文档
开发工具：VHDL
文件大小：13878KB
下载次数：0
上传日期：2018-11-30 02:51:50
上 传 者：
slipstreamer
说明： Erik Brunvand: Crafting a Chip A Practical Guide to the UofU VLSI CAD Flow
文件列表:
Digital VLSI chip design with Cadence and Synopsys CAD tools\A Practical Guide to the UofU VLSI CAD Flow.pdf (48877, 2036-02-05)
Digital VLSI chip design with Cadence and Synopsys CAD tools\AppC.pdf (123824, 2006-09-22)
Digital VLSI chip design with Cadence and Synopsys CAD tools\AppE.pdf (282693, 2006-09-22)
Digital VLSI chip design with Cadence and Synopsys CAD tools\Chapter1 Introduction.pdf (43471, 2036-02-05)
Digital VLSI chip design with Cadence and Synopsys CAD tools\Chapter10 SocEncounter P&R.pdf (3156312, 2036-02-05)
Digital VLSI chip design with Cadence and Synopsys CAD tools\Chapter11 Chip Assemble.pdf (3057575, 2036-02-05)
Digital VLSI chip design with Cadence and Synopsys CAD tools\Chapter2 ICFB.pdf (85668, 2036-02-05)
Digital VLSI chip design with Cadence and Synopsys CAD tools\Chapter3 Composer.pdf (722561, 2036-02-05)
Digital VLSI chip design with Cadence and Synopsys CAD tools\Chapter4 Verilog Simulation.pdf (2608716, 2036-02-05)
Digital VLSI chip design with Cadence and Synopsys CAD tools\Chapter5 Layout Editor.pdf (3000774, 2036-02-05)
Digital VLSI chip design with Cadence and Synopsys CAD tools\Chapter6 Spetre Simulator.pdf (2588805, 2036-02-05)
Digital VLSI chip design with Cadence and Synopsys CAD tools\Chapter7 Cell Characterization.pdf (893522, 2036-02-05)
Digital VLSI chip design with Cadence and Synopsys CAD tools\Chapter8 Verilog Synthesis.pdf (518517, 2036-02-05)
Digital VLSI chip design with Cadence and Synopsys CAD tools\Chapter9 Abstract Generation.pdf (1310592, 2036-02-05)
Digital VLSI chip design with Cadence and Synopsys CAD tools\CyHP Library for Short Time-to-Market with New Technologies.pdf (66136, 2036-02-05)
Digital VLSI chip design with Cadence and Synopsys CAD tools (0, 2012-01-13)
近期下载者：
相关文件：
收藏者：