文件列表:

DISK.HEX (34473, 2016-02-10)
LICENSE.TXT (10322, 2016-02-10)
PALETTE.HEX (236, 2016-02-10)
build (0, 2016-02-10)
build\Makefile (92, 2016-02-10)
build\project (0, 2016-02-10)
build\project\Makefile (2644, 2016-02-10)
clk50mhz.vwf (9011, 2016-02-10)
doc (0, 2016-02-10)
doc\arch.svg (126344, 2016-02-10)
doc\clocks-2.png (15238, 2016-02-10)
doc\clocks.png (7901, 2016-02-10)
doc\computer.png (86307, 2016-02-10)
doc\floppy.png (52334, 2016-02-10)
doc\jtag_statemachine.png (9967, 2016-02-10)
doc\putupchik.jpg (38321, 2016-02-10)
doc\statecharts.zargo (12245, 2016-02-10)
doc\wd_statemachine.png (8949, 2016-02-10)
firmware (0, 2016-02-10)
firmware\HOWTO (74, 2016-02-10)
firmware\Makefile (196, 2016-02-10)
firmware\cc65 (0, 2016-02-10)
firmware\cc65-winbuild.zip (916245, 2016-02-10)
firmware\floppysrc (0, 2016-02-10)
firmware\floppysrc\Makefile (970, 2016-02-10)
firmware\floppysrc\compile.bat (161, 2016-02-10)
firmware\floppysrc\config.h (351, 2016-02-10)
firmware\floppysrc\crt0.S (961, 2016-02-10)
firmware\floppysrc\diskio.h (1908, 2016-02-10)
firmware\floppysrc\fddimage.c (3021, 2016-02-10)
firmware\floppysrc\fddimage.h (1391, 2016-02-10)
firmware\floppysrc\integer.h (716, 2016-02-10)
firmware\floppysrc\main.c (2213, 2016-02-10)
firmware\floppysrc\menu.c (8046, 2016-02-10)
firmware\floppysrc\menu.h (1681, 2016-02-10)
firmware\floppysrc\mmc.c (19052, 2016-02-10)
firmware\floppysrc\osd.c (1302, 2016-02-10)
... ...

VECTOR-06C FPGA REPLICA ~~~~~~~~~~~~~~~~~~~~~~~ This project is an attempt to replicate Vector-06C, a Soviet-era home computer, in FPGA. The primary hardware platform for this project is Altera DE1 development board. CONTENTS * Features * DE1 Thingies * DE1 SRAM Mapping and Starter Kit Utility * Known Problems * Known ROMs That Have Issues * Acknowledgements Features ~~~~~~~~ The following features are implemented: - CPU - Perfect timings matching the original machine in every detail - SRAM is used for everything - 8253 timer - tape i/o (and beeper) - all internal stuff, video modes, palette - PS/2 keyboard - 256K RAM disk - DE1 JTAG interface to JTAG USB API program - Colour composite TV signal output (PAL) DE1 Thingies ~~~~~~~~~~~~ Enjoy the generous blinkenlights from Terasic and svofski! It is important to have switches SW8 and SW9 in "1" position (up). This enables proper CPU clocking. Other switches just change the blinken pattern and only important when you're debugging. KEY0 is master reset, somewhat like BLK+VVOD. KEY1 is manual clock for CPU. Useful only for hardcore debugging. KEY3 is same as BLK+SBR: boot ROM is disabled, RST0 is executed. If KEY3 is held pressed when KEY0 is being pressed, or when Vector-06C image is being programmed into FPGA, boot ROM doesn't work at all. This is useful if you want to preserve SRAM content. DE1 SRAM Mapping ~~~~~~~~~~~~~~~~ DE1 SRAM is addressed by word. This is mapped linearly into bytes, so programs can be uploaded with CII Starter Kit Control Panel software without any modifications. However, addresses should be minded. Normally a .rom file goes to address 0x0100. Translated into word-address, that becomes 0x0080. So when uploading a .rom file to Vector, enter "80" in the SRAM page, "Sequential Write" box. Similarly, RAM disk pages start after first ***K, which is 0x10000, or 0x8000 in words. So, for uploading RAM disk images, use address "8000". RAM disk images can be read Starter Kit Control Panel software and re-uploaded later or used with an emulator as .edd files. Known Problems ~~~~~~~~~~~~~~ 1. Keyboard input gets stuck when some of the ":()*@" characters are entered. This is a problem with PS/2 -> Vector keyboard key/char mapping. I tried to make it as much PS/2 as possible. But since some characters shift/key combination differ, there's more than one direct mapping and this mapping gets stuck. Workaround: always carefully press SHIFT, then ":", then release ":", then release SHIFT. If input gets stuck, unstick it by carefully pressing same character again. Known ROMs That Have Issues ~~~~~~~~~~~~~~~~~~~~~~~~~~~ None. Acknowledgements ~~~~~~~~~~~~~~~~ This project uses work of different people. T80 CPU by Daniel Wallner with fixes from MikeJ of www.fpgaarcade.com is used for KR580WM80A. The code is modified in attempt to make this otherwise excellent CPU cycle-compatible with i8080 and to implement STACK signal in PSW. 82C55 code by MikeJ of www.fpgaarcade.com is used without any modifications. DE1-specific code uses, or may be based upon, samples from Altera DE1 package. Initial 2K bootloader code by Alexander Timoshenko et al. Special thanks to Alexander Timoshenko for documentation and general information about Vector-06C, Dmitry Tselikov for hints and good reference emulator, Roman Panteleev and Artem Navalon for ve27a with debugger. $Id$ Viacheslav Slavinsky http://sensi.org/~svo http://sensi.org/~svo/vector06c

近期下载者：

相关文件：

评论：[我要评论] [举报此文件]

收藏者：