AAtest
所属分类：VHDL/FPGA/Verilog
开发工具：Verilog
文件大小：11853KB
下载次数：0
上传日期：2020-11-27 15:50:17
上 传 者：
ssqq1989
说明： 状态机操作AXI总线，串口收发数据，可自行在其基础上添加应用层代码
(The state machine operates Axi bus and sends and receives data through serial port, and can add application layer code on the basis of it)
文件列表:
AAtest\AA_Test.cache\ip\2017.4\40c08f2aca2da1a4\40c08f2aca2da1a4.xci (5032, 2020-11-10)
AAtest\AA_Test.cache\ip\2017.4\40c08f2aca2da1a4\EEPROM.dcp (195876, 2020-11-10)
AAtest\AA_Test.cache\ip\2017.4\40c08f2aca2da1a4\EEPROM_sim_netlist.v (326606, 2020-11-10)
AAtest\AA_Test.cache\ip\2017.4\40c08f2aca2da1a4\EEPROM_sim_netlist.vhdl (396957, 2020-11-10)
AAtest\AA_Test.cache\ip\2017.4\40c08f2aca2da1a4\EEPROM_stub.v (2508, 2020-11-10)
AAtest\AA_Test.cache\ip\2017.4\40c08f2aca2da1a4\EEPROM_stub.vhdl (2683, 2020-11-10)
AAtest\AA_Test.cache\ip\2017.4\40c08f2aca2da1a4.logs\runme.log (97851, 2020-11-10)
AAtest\AA_Test.cache\ip\2017.4\6c1e54004b1386d5\6c1e54004b1386d5.xci (37470, 2020-11-10)
AAtest\AA_Test.cache\ip\2017.4\6c1e54004b1386d5\PLL_CLK.dcp (8717, 2020-11-10)
AAtest\AA_Test.cache\ip\2017.4\6c1e54004b1386d5\PLL_CLK_sim_netlist.v (5711, 2020-11-10)
AAtest\AA_Test.cache\ip\2017.4\6c1e54004b1386d5\PLL_CLK_sim_netlist.vhdl (5527, 2020-11-10)
AAtest\AA_Test.cache\ip\2017.4\6c1e54004b1386d5\PLL_CLK_stub.v (1293, 2020-11-10)
AAtest\AA_Test.cache\ip\2017.4\6c1e54004b1386d5\PLL_CLK_stub.vhdl (1329, 2020-11-10)
AAtest\AA_Test.cache\ip\2017.4\6c1e54004b1386d5.logs\runme.log (19858, 2020-11-10)
AAtest\AA_Test.cache\ip\2017.4\6edc57a3da33611d\6edc57a3da33611d.xci (37921, 2020-11-10)
AAtest\AA_Test.cache\ip\2017.4\6edc57a3da33611d\PLL_CLK.dcp (9711, 2020-11-10)
AAtest\AA_Test.cache\ip\2017.4\6edc57a3da33611d\PLL_CLK_sim_netlist.v (6651, 2020-11-10)
AAtest\AA_Test.cache\ip\2017.4\6edc57a3da33611d\PLL_CLK_sim_netlist.vhdl (6501, 2020-11-10)
AAtest\AA_Test.cache\ip\2017.4\6edc57a3da33611d\PLL_CLK_stub.v (1464, 2020-11-10)
AAtest\AA_Test.cache\ip\2017.4\6edc57a3da33611d\PLL_CLK_stub.vhdl (1496, 2020-11-10)
AAtest\AA_Test.cache\ip\2017.4\6edc57a3da33611d.logs\runme.log (20002, 2020-11-10)
AAtest\AA_Test.cache\ip\2017.4\70d8b4175ef2526d\70d8b4175ef2526d.xci (4842, 2020-11-10)
AAtest\AA_Test.cache\ip\2017.4\70d8b4175ef2526d\DDR3.dcp (2830288, 2020-11-10)
AAtest\AA_Test.cache\ip\2017.4\70d8b4175ef2526d\DDR3_sim_netlist.v (6189687, 2020-11-10)
AAtest\AA_Test.cache\ip\2017.4\70d8b4175ef2526d\DDR3_sim_netlist.vhdl (6749214, 2020-11-10)
AAtest\AA_Test.cache\ip\2017.4\70d8b4175ef2526d\DDR3_stub.v (3114, 2020-11-10)
AAtest\AA_Test.cache\ip\2017.4\70d8b4175ef2526d\DDR3_stub.vhdl (3354, 2020-11-10)
AAtest\AA_Test.cache\ip\2017.4\70d8b4175ef2526d.logs\runme.log (568598, 2020-11-10)
AAtest\AA_Test.cache\ip\2017.4\ab510c53832c4221\ab510c53832c4221.xci (4907, 2020-11-10)
AAtest\AA_Test.cache\ip\2017.4\ab510c53832c4221\UART.dcp (70198, 2020-11-10)
AAtest\AA_Test.cache\ip\2017.4\ab510c53832c4221\UART_sim_netlist.v (111273, 2020-11-10)
AAtest\AA_Test.cache\ip\2017.4\ab510c53832c4221\UART_sim_netlist.vhdl (130065, 2020-11-10)
AAtest\AA_Test.cache\ip\2017.4\ab510c53832c4221\UART_stub.v (2322, 2020-11-10)
AAtest\AA_Test.cache\ip\2017.4\ab510c53832c4221\UART_stub.vhdl (2476, 2020-11-10)
AAtest\AA_Test.cache\ip\2017.4\ab510c53832c4221.logs\runme.log (55117, 2020-11-10)
AAtest\AA_Test.cache\ip\2017.4\da95f08272988793\da95f08272988793.xci (37774, 2020-11-13)
AAtest\AA_Test.cache\ip\2017.4\da95f08272988793\PLL_CLK.dcp (9543, 2020-11-13)
AAtest\AA_Test.cache\ip\2017.4\da95f08272988793\PLL_CLK_sim_netlist.v (6460, 2020-11-13)
AAtest\AA_Test.cache\ip\2017.4\da95f08272988793\PLL_CLK_sim_netlist.vhdl (6286, 2020-11-13)
AAtest\AA_Test.cache\ip\2017.4\da95f08272988793\PLL_CLK_stub.v (1425, 2020-11-13)
... ...
The files in this directory structure are automatically generated and managed by Vivado. Editing these files is not recommended.
近期下载者：
相关文件：
收藏者：