说明：  通过Verilog HDL编程，在CPLD上实现任意小数（分数）分频，分频系数为N+A/B.
(By Verilog HDL programming, to achieve any decimal in the CPLD (score) frequency, frequency coefficient N+ A/B.)