task2
所属分类：VHDL/FPGA/Verilog
开发工具：VHDL
文件大小：559KB
下载次数：26
上传日期：2011-09-10 00:26:23
上 传 者：
xuefen09
说明： Verilog语言，可在QuartusII正确运行，实现远程控制系统，利用异步串行通信，PC发送数据FPGA接收，实现本地回环模式。
(清华大学电子课程设计：Verilog language, you can QuartusII correctly, remote control systems, using asynchronous serial communication, PC to send data received FPGA to achieve the local loopback mode.)
文件列表:
task2\addcount.bsf (1783, 2011-08-31)
task2\addcount.v (213, 2011-08-31)
task2\change.bsf (1605, 2011-08-31)
task2\change.v (90, 2011-08-31)
task2\clk16.bsf (1702, 2011-08-31)
task2\clk16.v (258, 2011-08-30)
task2\db\prev_cmp_task2.asm.qmsg (2174, 2011-08-31)
task2\db\prev_cmp_task2.fit.qmsg (34366, 2011-08-31)
task2\db\prev_cmp_task2.map.qmsg (1933, 2011-08-31)
task2\db\prev_cmp_task2.qmsg (1933, 2011-08-31)
task2\db\prev_cmp_task2.tan.qmsg (61163, 2011-08-31)
task2\db\task2.(0).cnf.cdb (2106, 2011-08-31)
task2\db\task2.(0).cnf.hdb (1009, 2011-08-31)
task2\db\task2.(1).cnf.cdb (2297, 2011-08-31)
task2\db\task2.(1).cnf.hdb (1366, 2011-08-31)
task2\db\task2.(2).cnf.cdb (1241, 2011-08-31)
task2\db\task2.(2).cnf.hdb (780, 2011-08-31)
task2\db\task2.(3).cnf.cdb (1470, 2011-08-31)
task2\db\task2.(3).cnf.hdb (813, 2011-08-31)
task2\db\task2.(4).cnf.cdb (5333, 2011-08-31)
task2\db\task2.(4).cnf.hdb (1260, 2011-08-31)
task2\db\task2.(5).cnf.cdb (823, 2011-08-31)
task2\db\task2.(5).cnf.hdb (516, 2011-08-31)
task2\db\task2.(6).cnf.cdb (1910, 2011-08-31)
task2\db\task2.(6).cnf.hdb (914, 2011-08-31)
task2\db\task2.(7).cnf.cdb (2685, 2011-08-31)
task2\db\task2.(7).cnf.hdb (1677, 2011-08-31)
task2\db\task2.(8).cnf.cdb (543, 2011-08-31)
task2\db\task2.(8).cnf.hdb (452, 2011-08-31)
task2\db\task2.(9).cnf.cdb (1042, 2011-08-31)
task2\db\task2.(9).cnf.hdb (817, 2011-08-31)
task2\db\task2.asm.qmsg (2174, 2011-08-31)
task2\db\task2.asm_labs.ddb (4622, 2011-08-31)
task2\db\task2.cbx.xml (87, 2011-08-31)
task2\db\task2.cmp.bpm (619, 2011-08-31)
task2\db\task2.cmp.cdb (31553, 2011-08-31)
task2\db\task2.cmp.ecobp (28, 2011-08-31)
task2\db\task2.cmp.hdb (14106, 2011-08-31)
task2\db\task2.cmp.kpt (336, 2011-08-31)
task2\db\task2.cmp.logdb (4, 2011-08-31)
... ...
实现PC与FPGA的回环模式，rst键后PC开始发送数据，数码管显示数据和发送次数，并将数据返回PC。此处可实现数码管和PC上数据均以十进制显示。
未能实现连续发送，因有脉冲会占用发送时间。
可以不用rst信号实现接收完后自动进入下一步等待接收状态，也就是要产生脉冲（方法是count计数）；或者在开始接收和接收完毕之间有一脉冲，一直处于等待接收状态。
近期下载者：
相关文件：
收藏者：