100vhdl
所属分类：VHDL/FPGA/Verilog
开发工具：VHDL
文件大小：228KB
下载次数：11
上传日期：2011-09-11 15:09:27
上 传 者：
houfengbing
说明： cpld开发设计100例，芯片采用EPM240
(cpld development and design of 100 cases, chip EPM240)
文件列表:
100vhdl例子\9_MVL7_TYPES\9_MVL7_types.vhd (32169, 2003-02-17)
100vhdl例子\93_WSS\90_wss_component.vhd (4326, 2003-02-17)
100vhdl例子\93_WSS\90_wss_subtype.vhd (910, 2003-02-17)
100vhdl例子\93_WSS\93_WSS.VHD (1555, 2003-02-17)
100vhdl例子\93_WSS\93_wss_top.vhd (2597, 2003-02-17)
100vhdl例子\92_WSS\90_wss_component.vhd (4326, 2003-02-17)
100vhdl例子\92_WSS\90_wss_subtype.vhd (910, 2003-02-17)
100vhdl例子\92_WSS\92_wss_stringreg.vhd (2528, 2003-02-17)
100vhdl例子\91_WSS\90_wss_component.vhd (4326, 2003-02-17)
100vhdl例子\91_WSS\90_wss_subtype.vhd (910, 2003-02-17)
100vhdl例子\91_WSS\91_wss_mem_sequence.vhd (1775, 2003-02-17)
100vhdl例子\90_WSS\90_wss_component.vhd (4326, 2003-02-17)
100vhdl例子\90_WSS\90_wss_coprocessor.vhd (3374, 2003-02-17)
100vhdl例子\90_WSS\90_wss_subtype.vhd (910, 2003-02-17)
100vhdl例子\8_BITPKG\8_BITPKG.VHD (5369, 2003-02-17)
100vhdl例子\8_BITPKG\8_bit_rtl_lib.vhd (13004, 2003-02-17)
100vhdl例子\89_full_adder\89_Full_adder.vhd (1649, 2003-02-17)
100vhdl例子\89_full_adder\89_full_adder_stim.vhd (6336, 2003-02-17)
100vhdl例子\89_full_adder\89_pack_2_0.vhd (18622, 2003-02-17)
100vhdl例子\88_arms_counter\88_ARMS_COUNTER.vhd (2644, 2003-02-17)
100vhdl例子\88_arms_counter\88_arms_counter_stim.vhd (11071, 2003-02-17)
100vhdl例子\88_arms_counter\88_pack_2_0.vhd (18702, 2003-02-17)
100vhdl例子\87_control\87_control.vhd (3744, 2003-02-17)
100vhdl例子\87_control\87_control_stim.vhd (154978, 2003-02-17)
100vhdl例子\86_STACK\86_STACK.VHD (1516, 2003-02-17)
100vhdl例子\86_STACK\86_stack_stim.vhd (12456, 2003-02-17)
100vhdl例子\85_UPC\85_UPC.VHD (1047, 2003-02-17)
100vhdl例子\85_UPC\85_upc_stim.vhd (5675, 2003-02-17)
... ...
近期下载者：
相关文件：
收藏者：