24hrs-Digital-Clock

所属分类:VHDL/FPGA/Verilog
开发工具:Others
文件大小:0KB
下载次数:0
上传日期:2023-09-03 09:58:31
上 传 者sh-1993
说明:  该项目使用Verilog语言在Nexys A7板上实现24小时数字时钟。时间显示在六七段...,
(This project implements a 24-hour digital clock on the Nexys A7 board using the Verilog language. The time is displayed on six seven-segment displays. The first two displays show the hours in 24-hour format, the second two displays show the minutes, and the third two displays show the seconds.)

文件列表:
20230829_142452.zip (15982536, 2023-09-12)
Screenshot (98).png (116494, 2023-09-12)
dgital clock.zip (20733581, 2023-09-12)
verilog_code (2899, 2023-09-12)

# 24hrs-Digital-Clock This project implements a 24-hour digital clock on the Nexys A7 board using the Verilog language. The time is displayed on six seven-segment displays. The first two displays show the hours in 24-hour format, the second two displays show the minutes, and the third two displays show the seconds. We converted time (seconds, minutes, hours) into bcd format such that we can increment one's place of seconds, minutes and hours from 0 to 9 and ten's place of seconds, minutes from 0 t0 5, and ten's place of hours is set to 0 to 2 We set a reset condition for seconds, minutes at 59 and hours at 23 Therefore, seconds,minutes display shows the value between 0 to 59 whereas hours display shows the value between 0 to 23

近期下载者

相关文件


收藏者