61i_dp_bram_v5_0_vhdl_ise
所属分类:VHDL/FPGA/Verilog
开发工具:VHDL
文件大小:16KB
下载次数:16
上传日期:2011-11-20 14:14:39
上 传 者:
Tetraa
说明: BRAM IN VHDL+ISE Xilinx
文件列表:
61i_dp_bram_v5_0_vhdl_ise\my_dp_bram.xco (2470, 2003-10-14)
61i_dp_bram_v5_0_vhdl_ise\61i_dp_bram_v5_0_vhdl.npl (720, 2003-10-14)
61i_dp_bram_v5_0_vhdl_ise\design_top.vhd (1122, 2003-10-14)
61i_dp_bram_v5_0_vhdl_ise\design_top_tb.tbw (16999, 2002-08-30)
61i_dp_bram_v5_0_vhdl_ise\my_dp_bram.coe (100, 2001-03-19)
61i_dp_bram_v5_0_vhdl_ise\my_dp_bram.edn (38614, 2003-10-14)
61i_dp_bram_v5_0_vhdl_ise\my_dp_bram.mif (288, 2003-10-14)
61i_dp_bram_v5_0_vhdl_ise\my_dp_bram.vhd (5387, 2003-10-14)
61i_dp_bram_v5_0_vhdl_ise\my_dp_bram.vho (3933, 2003-10-14)
61i_dp_bram_v5_0_vhdl_ise\design_top_tb.vhd (18546, 2002-08-30)
61i_dp_bram_v5_0_vhdl_ise (0, 2003-11-11)
=============================================================
VERSION 5.0
October 14, 2003
=============================================================
The files in this example are only intended
to be used as a reference for those who are
familiar with Coregen and the other Xilinx
tools. For more thorough documentation, please
see the Coregen User Guide:
http://toolbox.xilinx.com/docsan/xilinx6/books/manuals.htm
=============================================================
=============================================================
FILES INCLUDED IN ZIP
=============================================================
readme.txt - This readme file.
my_dp_bram.xco - Core parameter file
my_dp_bram.vho - Core VHDL instantiation template
my_dp_bram.vhd - Core VHDL simulation file (only for simulation)
my_dp_bram.edn - Core EIDF netlist (only for implementation)
my_dp_bram.coe - Core coefficents (only for core generation)
my_dp_bram.mif - Core initialization file (only for simulatoin)
design_top.vhd - VHDL toplevel
design_top_tb.vhd - VHDL testbench
Project Navigaor Only Files:
design_top_tb.tbw - HDL Bencher testbench
61i_dp_bram_v5_0_vhdl.npl - Project Navigator project file
=============================================================
SIMULATION
=============================================================
-------------------- MODELSIM ------------------------
* Before the simulation can be run, the XilinxCoreLib
library needs to be compiled. Also, it has to have
been compiled after the installation of 6.1i or a later
IP UPDATE. If this has not been done, please install
the latest IP UPDATE. Then follow Xilinx Solution 2561.
* If using ModelSim XE (Xilinx Edition), the models
are precompiled. Go to the following site and make
sure that the latest models have been downloaded:
http://support.xilinx.com/support/mxelibs/index.htm
Again, 6.1i or later is needed to run this simulation.
********************************
MODELSIM WARNINGS
********************************
When running the command "vcom design_top.vhd", the
following warning occurs:
# WARNING[1]: design_top.vhd(80): No default binding
for component: "core_async_fifo". (No entity named
"core_async_fifo" was found)
This can be ignored. See solution 7973.
********************************
Steps to Simulate:
1. Extract all of the files to the same directory.
2. Open ModelSim
3. Click File -> Change Directory
4. Select the Directory where the files were extracted
5. Type the following commands in the command prompt:
vlib work
vcom -93 -explicit my_dp_bram.vhd
vcom -93 -explicit design_top.vhd
vcom -93 -explicit design_top_tb.vhd
vsim work.testbench
add wave *
run 2000 ns
-------------------- ISE PROJECT ------------------------
Steps to Simulate:
1.Unzip the downloaded to a user chosen directory
2.Open ISE and select "Open project" under the file menu
3.Select the example_name.npl file found in the previously
unzipped directory
4.To view individual items of code, double click on the file in
"Sources in Project" window
5.To functionally simulate the core, highlight the testbench, and
double click the "Simulate Functional VHDL model" in the
"Processes for Current Source" window
----------------- OTHER SIMULATORS -------------------
The exact commands for other simulators are not
provided in this file. Please see the following
site for tutorials on using other simulators:
http://toolbox.xilinx.com/docsan/xilinx6/books/manuals.htm
=============================================================
ISE - Using Coregen
=============================================================
To use Coregen in ISE, please refer to the
following document:
ftp://ftp.xilinx.com/pub/documentation/misc/coregen_ise.pdf
近期下载者:
相关文件:
收藏者: