EWB_eclock

所属分类:VHDL/FPGA/Verilog
开发工具:Others
文件大小:675KB
下载次数:6
上传日期:2012-03-20 23:48:06
上 传 者xr_long
说明:  用方波信号发生器发出1HZ的稳定的方波信号作为CP信号输入 ,秒计数器满60向分计数器进位,分计数器满60向小时进位,小时计数器按“23翻0”规律计数,计数器经译码器送到显示器;计数出现误差可用校时电路进行校时、校分、校秒。并具有可整点报时与定时闹钟的功能。 本数字钟的功能列表如下: 1)基本功能:秒、分钟、小时计时、显示及校对; 2)整点报时功能:在每小时59分50秒开始500Hz频率发声提示,整点时1000Hz发声,之后声音停止; 3)定时报闹功能:可设定闹钟定点报闹,可用开关关闭;
(Square wave signal generator with a 1 HZ stability of square wave signal as CP signal input, counter full 60 seconds to points counter carry and points to counter full 60 hours carry and hours counter press "23 turn 0" rule count, the counter decoder to display Count serious error when the circuit can be used when the school, the school to points, the school to seconds. And has the time and timing of the alarm clock function. The function of the digital clock listed below: 1) the basic function: seconds, minutes, hours timer, display and proofreading 2) hourly chime function: every hour on 59 points 50 seconds began to 500 Hz frequency voice prompt, the hour 1000 Hz uttered his voice, the voice after stop 3) set times make function: to set the alarm clock fixed-point report make, can be used to switch to shut down )

文件列表:
EWB 数字钟\数字钟.doc (6905358, 2012-03-20)
EWB 数字钟\数字钟.ewb (2301288, 2011-12-19)
EWB 数字钟 (0, 2012-03-20)

近期下载者

相关文件


收藏者