lan_web

所属分类:VHDL/FPGA/Verilog
开发工具:VHDL
文件大小:10294KB
下载次数:116
上传日期:2012-08-12 18:38:25
上 传 者Teray
说明:  sopc+enc28j60 实现TCP/IP 通信
(sopc enc28j60 TCP/IP UDP enthernet)

文件列表:
lan\.sopc_builder\install.ptf (11749, 2011-07-29)
lan\.sopc_builder\install2.ptf (687, 2011-08-02)
lan\.sopc_builder\preferences.xml (475, 2011-07-29)
lan\altpll0.bsf (3465, 2011-07-29)
lan\altpll0.ppf (426, 2011-07-29)
lan\altpll0.v (15797, 2011-07-29)
lan\altpll0_bb.v (11990, 2011-07-29)
lan\altpll0_wave0.jpg (75696, 2011-07-29)
lan\altpll0_waveforms.html (620, 2011-07-29)
lan\cpu.ocp (840, 2011-08-02)
lan\cpu.v (305080, 2011-08-02)
lan\cpu_ic_tag_ram.mif (1881, 2011-08-02)
lan\cpu_jtag_debug_module.v (12429, 2011-08-02)
lan\cpu_jtag_debug_module_wrapper.v (9850, 2011-08-02)
lan\cpu_mult_cell.v (6103, 2011-08-02)
lan\cpu_ociram_default_contents.mif (5878, 2011-08-02)
lan\cpu_rf_ram_a.mif (600, 2011-08-02)
lan\cpu_rf_ram_b.mif (600, 2011-08-02)
lan\cpu_test_bench.v (36923, 2011-08-02)
lan\db\altsyncram_3nf1.tdf (40456, 2011-07-29)
lan\db\altsyncram_4nf1.tdf (40456, 2011-07-29)
lan\db\altsyncram_9tl1.tdf (12612, 2011-07-29)
lan\db\altsyncram_e502.tdf (44669, 2011-07-29)
lan\db\altsyncram_lo31.tdf (24709, 2011-07-29)
lan\db\altsyncram_qed1.tdf (38738, 2011-07-29)
lan\db\altsyncram_t072.tdf (45325, 2011-07-29)
lan\db\altsyncram_u0g1.tdf (28079, 2011-07-29)
lan\db\a_dpfifo_8t21.tdf (3329, 2011-07-29)
lan\db\a_fefifo_7cf.tdf (3940, 2011-07-29)
lan\db\cntr_fjb.tdf (3512, 2011-07-29)
lan\db\cntr_rj7.tdf (3490, 2011-07-29)
lan\db\decode_aoi.tdf (3473, 2011-07-29)
lan\db\ded_mult_2o81.tdf (3170, 2011-07-29)
lan\db\dffpipe_93c.tdf (1315, 2011-07-29)
lan\db\dpram_5h21.tdf (2390, 2011-07-29)
lan\db\lan123.(0).cnf.cdb (1906, 2011-08-02)
lan\db\lan123.(0).cnf.hdb (1178, 2011-08-02)
lan\db\lan123.(1).cnf.cdb (1594, 2011-07-29)
lan\db\lan123.(1).cnf.hdb (595, 2011-07-29)
lan\db\lan123.(10).cnf.cdb (2315, 2011-08-02)
... ...

Readme - Hello World Software Example DESCRIPTION: Simple program that prints "Hello from Nios II" REQUIREMENTS: This example will run on the following Nios II designs, targeting the Nios Stratix & Cyclone development boards: - Standard - Full Featured - Fast - Low Cost The memory footprint of this hosted application is ~69 kbytes by default using the standard reference deisgn. For a reduced footprint version of this template, and an explanation of how to reduce the memory footprint for a given application, see the "small_hello_world" template. PERIPHERALS USED: This example exercises the following peripherals: - STDOUT device (UART or JTAG UART) SOFTWARE SOURCE FILES: This example includes the following software source files: - hello_world.c: Everyone needs a Hello World program, right? BOARD/HOST REQUIREMENTS: This example requires only a JTAG connection with a Nios Development board. If the host communication settings are changed from JTAG UART (default) to use a conventional UART, a serial cable between board DB-9 connector and the host is required.

近期下载者

相关文件


收藏者