xapp341_verilog
所属分类:VHDL/FPGA/Verilog
开发工具:VHDL
文件大小:5KB
下载次数:11
上传日期:2013-09-26 23:01:38
上 传 者:
天外
说明: Xlink应用例子关于UART的Verilog实现的源代码
(Xlink application examples about UART Verilog realization of the source code)
文件列表:
rcvr.v (2511, 2001-11-12)
rcvr_tf.v (1204, 2000-04-15)
txmit.v (2457, 2000-04-14)
txmit_tf.v (1210, 2000-04-14)
uart.v (1155, 2000-01-27)
********************************************************************************************************************************************
Readme File for UARTs Customer Pack
Created: 4/14/00 ALS
Updated: 11/12/01 JLJ
Compilation error with blocking and non-blocking signal assignments parity_error and
framing_error in rcvr.v file with 4.1i WebPACK software fixed.
********************************************************************************************************************************************
********************************************************************************************************************************************
DISCLAIMER
********************************************************************************************************************************************
THIS DESIGN IS PROVIDED TO YOU "AS IS". XILINX MAKES AND YOU RECEIVE NO WARRANTIES OR CONDITIONS, EXPRESS, IMPLIED, STATUTORY OR OTHERWISE, AND XILINX SPECIFICALLY DISCLAIMS ANY IMPLIED WARRANTIES OF MERCHANTABILITY, NON-INFRINGEMENT, OR FITNESS FOR A PARTICULAR PURPOSE. This design has not been verified on hardware (as opposed to simulations), and it should be used only as an example design, not as a fully functional core. XILINX does not warrant the performance, functionality, or operation of this Design will meet your requirements, or that the operation of the Design will be uninterrupted or error free, or that defects in the Design will be corrected. Furthermore, XILINX does not warrant or make any representations regarding use or the results of the use of the Design in terms of correctness, accuracy, reliability or otherwise.
********************************************************************************************************************************************
File Contents
********************************************************************************************************************************************
This zip file contains the following folders:
\verilog_source -- Source Verilog files:
uart.v -- top level file
txmit.v -- transmit portion of uart
rcvr.v -- receive portion of uart
-- Source Verilog files:
txmit_tf.v -- testbench for transmit portion of uart
rcvr_tf.v -- testbench for receive portion of uart
********************************************************************************************************************************************
Design Notes
********************************************************************************************************************************************
The UART design was designed from a standard uart function with a read/write microprocessor interface. It includes standard framing error, parity control and overrun detection. Complete documentation for the design can be found in
XAPP341 available for download from the Xilinx website.
This design is targeted to the XCR3128-7VQ100C CoolRunner CPLD. This is a 3V, 128 macrocell device in a 100 VQFP package. The fitter was allowed to pick the pin-out for the device.
Please also note that this design has been verified through simulations, but not on actual hardware.
********************************************************************************************************************************************
Technical Support
********************************************************************************************************************************************
Technical support for this design and any other CoolRunner CPLD issues can be obtained as follows:
North American Support
(Mon,Tues,Wed,Fri 6:30am-5pm
Thr 6:30am - 4:00pm Pacific Standard Time)
Hotline: 1-800-255-7778
or (408) 879-5199
Fax: (408) 879-4442
Email: hotline@xilinx.com
United Kingdom Support
(Mon,Tues,Wed,Thr 9:00am-12:00pm, 1:00-5:30pm
Fri 9:00am-12:00pm, 1:00-3:30pm)
Hotline: +44 1932 820821
Fax: +44 1932 828522
Email : ukhelp@xilinx.com
France Support
(Mon,Tues,Wed,Thr,Fri 9:30am-12:30pm, 2:00-5:30pm)
Hotline: +33 1 3463 0100
Fax: +33 1 3463 0959
Email : frhelp@xilinx.com
Germany Support
(Mon,Tues,Wed,Thr 8:00am-12:00pm, 1:00-5:00pm,
Fri 8:00am-12:00pm, 1:00pm-3:00pm)
Hotline: +49 89 991 54930
Fax: +49 89 904 4748
Email : dlhelp@xilinx.com
Japan Support
(Mon,Tues,Thu,Fri 9:00am -5:00pm ()
Wed 9:00am -4:00pm)
Hotline: (81)3-3297-9163
Fax:: (81)3-3297-0067
Email: jhotline@xilinx.com
近期下载者:
相关文件:
收藏者: