miaobiao-design_Verilog_HDL

所属分类:VHDL/FPGA/Verilog
开发工具:VHDL
文件大小:27KB
下载次数:11
上传日期:2014-04-19 11:16:49
上 传 者qinlaoda
说明:  no intro
(Stopwatch has two function buttons: one button count and stop counting when the first time you press this button, the stopwatch starts counting, when pressed again, the stopwatch stops counting, and displays the total figure another is cleared Zero button, when this button is pressed, the stopwatch is cleared. Dynamic scan on the digital display output.)

文件列表:
秒表的设计_Verilog_HDL.doc (61440, 2012-11-08)

近期下载者

相关文件


收藏者