fsm_cal
所属分类:VHDL/FPGA/Verilog
开发工具:VHDL
文件大小:14KB
下载次数:6
上传日期:2008-04-11 21:42:29
上 传 者:
ssgo
说明: 用状态机实现一个逻辑运算单元,该逻辑运算单元拥有常规的计算功能.状态机保证层次清晰,用门级电路搭建而成,可以直接综合并且流片.
(State machine with the realization of a logic operation unit, the logic operation unit has a conventional computing. State machine to ensure that the level of clarity, with gate-level circuit structure which can be directly integrated and tape.)
文件列表:
calculator.v (112995, 2008-04-08)
fsm.v (105838, 2008-04-08)
近期下载者:
相关文件:
收藏者: