sdram

所属分类:VHDL/FPGA/Verilog
开发工具:VHDL
文件大小:1484KB
下载次数:114
上传日期:2008-07-20 09:18:24
上 传 者ffidiot
说明:  sdram test controller altera
(sdram test controller altera)

文件列表:
sdram\ref-sdr-sdram-verilog.zip (776284, 2008-07-12)
sdram\sdr_sdram.pdf (1155901, 2008-07-13)
sdram\simulation\sdr_sdram_tb.v (22444, 2000-07-12)
sdram\source\altclklock.v (8543, 2000-06-12)
sdram\source\Command.v (17328, 2000-07-28)
sdram\source\compile_all.v (206, 2000-05-19)
sdram\source\control_interface.v (8463, 2000-07-28)
sdram\source\Params.v (935, 2000-07-06)
sdram\source\PLL1.v (4754, 2000-05-23)
sdram\source\sdr_data_path.v (2747, 2000-07-28)
sdram\source\sdr_sdram.v (6942, 2000-07-28)
sdram\doc (0, 2002-09-11)
sdram\simulation (0, 2008-07-13)
sdram\source (0, 2008-07-13)
sdram (0, 2008-07-13)

SDR SDRAM Controller v1.1 readme.txt This readme file for the SDR SDRAM Controller includes information that was not incorporated into the SDR SDRAM Controller White Paper v1.1. The PLL is targeted at APEX(TM) devices. Please regenerate for your chosen architecture. Last updated September, 2002 Copyright 2002 Altera Corporation. All rights reserved.

近期下载者

相关文件


收藏者