rs232_vhd

所属分类:VHDL/FPGA/Verilog
开发工具:VHDL
文件大小:2784KB
下载次数:32
上传日期:2008-08-03 10:17:52
上 传 者yato_logo
说明:  此RS232通信协议用VHDL语言实现,基于Altium Designer公司的Protel DXP开发平台。本人是基于Nanaboard开发板编写的程序,其他用户只需要对配置文件进行修改即可用于其他电路板。
(RS232 communication protocol with the VHDL language, based on the Altium Designer)

文件列表:
rs232_完整版\baud.vhd (965, 2008-07-30)
rs232_完整版\baud.vhdPreview (24461, 2008-07-30)
rs232_完整版\FPGA_Project2.PrjFpg (31464, 2008-07-30)
rs232_完整版\FPGA_Project2.PrjFpgStructure (3831, 2008-07-30)
rs232_完整版\reciever.vhd (2695, 2008-07-30)
rs232_完整版\reciever.vhdPreview (63307, 2008-07-30)
rs232_完整版\rs232_UART.vhd (1426, 2008-07-28)
rs232_完整版\Sheet2 SCH ECO 2008-7-29 11-36-13.LOG (66, 2008-07-29)
rs232_完整版\Sheet2 SCH ECO 2008-7-29 13-58-21.LOG (66, 2008-07-29)
rs232_完整版\Sheet2 SCH ECO 2008-7-29 16-20-23.LOG (66, 2008-07-29)
rs232_完整版\Sheet2 SCH ECO 2008-7-30 13-20-27.LOG (66, 2008-07-30)
rs232_完整版\Sheet2 SCH ECO 2008-7-30 8-12-06.LOG (66, 2008-07-30)
rs232_完整版\Sheet2 SCH ECO 2008-7-30 8-27-29.LOG (66, 2008-07-30)
rs232_完整版\Sheet2 SCH ECO 2008-7-30 8-34-57.LOG (66, 2008-07-30)
rs232_完整版\Sheet2 SCH ECO 2008-7-30 8-47-21.LOG (66, 2008-07-30)
rs232_完整版\Sheet2 SCH ECO 2008-7-30 9-33-02.LOG (66, 2008-07-30)
rs232_完整版\Sheet2 SCH ECO 2008-7-30 9-38-17.LOG (66, 2008-07-30)
rs232_完整版\Sheet2.SchDoc (67072, 2008-07-30)
rs232_完整版\Sheet2.SchDocPreview (43572, 2008-07-30)
rs232_完整版\transfer.vhd (3039, 2008-07-30)
rs232_完整版\transfer.vhdPreview (68793, 2008-07-30)
rs232_完整版\ProjectOutputs\Sheet2.VHD (13057, 2008-07-30)
rs232_完整版\ProjectOutputs\Sheet2.VHDPreview (41165, 2008-07-30)
rs232_完整版\ProjectOutputs\rs232_v2\configurable_u1.VHD (37868, 2008-07-30)
rs232_完整版\ProjectOutputs\rs232_v2\configurable_u3.VHD (37788, 2008-07-30)
rs232_完整版\ProjectOutputs\rs232_v2\FPGA_Project2.asm.rpt (10959, 2008-07-30)
rs232_完整版\ProjectOutputs\rs232_v2\FPGA_Project2.bfl (336, 2008-07-30)
rs232_完整版\ProjectOutputs\rs232_v2\FPGA_Project2.edn (384477, 2008-07-30)
rs232_完整版\ProjectOutputs\rs232_v2\FPGA_Project2.fit.eqn (365051, 2008-07-30)
rs232_完整版\ProjectOutputs\rs232_v2\FPGA_Project2.fit.rpt (236947, 2008-07-30)
rs232_完整版\ProjectOutputs\rs232_v2\FPGA_Project2.fit.summary (422, 2008-07-30)
rs232_完整版\ProjectOutputs\rs232_v2\FPGA_Project2.FIT.~.EQN (364989, 2008-07-30)
rs232_完整版\ProjectOutputs\rs232_v2\FPGA_Project2.flow.rpt (3353, 2008-07-30)
rs232_完整版\ProjectOutputs\rs232_v2\FPGA_Project2.FlwCmp (118, 2008-07-30)
rs232_完整版\ProjectOutputs\rs232_v2\FPGA_Project2.hexout (610405, 2008-07-30)
rs232_完整版\ProjectOutputs\rs232_v2\FPGA_Project2.jam (75832, 2008-07-30)
rs232_完整版\ProjectOutputs\rs232_v2\FPGA_Project2.jbc (60873, 2008-07-30)
rs232_完整版\ProjectOutputs\rs232_v2\FPGA_Project2.map.eqn (295934, 2008-07-30)
rs232_完整版\ProjectOutputs\rs232_v2\FPGA_Project2.map.rpt (349944, 2008-07-30)
rs232_完整版\ProjectOutputs\rs232_v2\FPGA_Project2.map.summary (328, 2008-07-30)
... ...

近期下载者

相关文件


收藏者