array(4) { [0]=> string(35) "Altium Designer 6 Training for FPGA" [1]=> string(96) " Software and Systems Development(Embedded Intelligence Training\EmbeddedTrainingCoverManual.pdf" [2]=> string(7) " 209108" [3]=> string(21) " 2008-04-28 10:23:1 " } array(4) { [0]=> string(35) "Altium Designer 6 Training for FPGA" [1]=> string(86) " Software and Systems Development(Embedded Intelligence Training\Module5FPGADesign.pdf" [2]=> string(8) " 2738380" [3]=> string(21) " 2008-04-28 10:23:5 " } array(4) { [0]=> string(35) "Altium Designer 6 Training for FPGA" [1]=> string(86) " Software and Systems Development(Embedded Intelligence Training\Module6LiveDesign.pdf" [2]=> string(8) " 2044438" [3]=> string(21) " 2008-04-28 10:23:4 " } array(4) { [0]=> string(35) "Altium Designer 6 Training for FPGA" [1]=> string(85) " Software and Systems Development(Embedded Intelligence Training\Module7FPGAtoPCB.pdf" [2]=> string(8) " 2460534" [3]=> string(21) " 2008-04-28 10:24:0 " } array(4) { [0]=> string(35) "Altium Designer 6 Training for FPGA" [1]=> string(95) " Software and Systems Development(Embedded Intelligence Training\OverviewandTableofContents.pdf" [2]=> string(6) " 44232" [3]=> string(21) " 2008-04-28 10:23:1 " } array(4) { [0]=> string(35) "Altium Designer 6 Training for FPGA" [1]=> string(64) " Software and Systems Development(Embedded Intelligence Training" [2]=> string(2) " 0" [3]=> string(21) " 2008-09-27 18:00:2 " }