说明：  verilog编写的异步fifo源代码，asyn_fifo.v为顶层，调用其他四个文件
(asynchronous fifo prepared Verilog source code, asyn_fifo.v for top-level, call the other four documents)