说明：  由verilog编写的乘法器，通过两个文件的调用实现。由于子模块的调用使得程序简化了许多。
(Prepared by the Verilog multiplier, through the realization of the two documents call. As the sub-modules to simplify the procedure call makes a lot.)