文件列表:

release\src (0, 2008-12-04)
release\src\oob_control.v (11420, 2008-12-04)
release\src\ML505_GTP_spd_neg.v (30760, 2008-12-04)
release\src\speed_neg_control.v (12262, 2008-01-02)
release\src\ML505_GTP_spd_neg.ucf (2691, 2008-01-02)
release\Chipscope (0, 2007-12-17)
release\Chipscope\XAPP870.cpj (59715, 2007-12-17)
release\Chipscope\icon_ila.edn (104935, 2006-10-26)
release\Chipscope\ila_t8_d35.edn (685707, 2006-10-26)
release\sim (0, 2007-12-17)
release\sim\sim.inc (11, 2007-10-18)
release\ISE (0, 2007-12-17)
release\ISE\sim.inc (0, 2007-10-18)
release (0, 2007-12-17)

******************************************************************************* ** 2008 Xilinx, Inc. All Rights Reserved. ** Confidential and proprietary information of Xilinx, Inc. ******************************************************************************* ** ____ ____ ** / /\/ / ** /___/ \ / Vendor: Xilinx ** \ \ \/ Version: 1.1 ** \ \ Filename: Readme.txt ** / / Date Last Modified: Dec 4, 2008 ** /___/ /\ Date Created: Dec 4, 2008 ** \ \ / \ ** \___\/\___\ ** ** Device: Virtex-5 LXT ** ** Purpose: Demonstrate how to connect to SATA device successfully using Virtex-5 LXT devices ** ** Reference: ** XAPP870 : Serial ATA Physical Link Initialization with Virtex-5 LXT FPGA Transceiver ** ** ** Revision History: ** 1.0 : Initial Xilinx release ** 1.1 : minor changes on rx_dataout ** ******************************************************************************* ** ** Disclaimer: ** ** Xilinx licenses this Design to you “AS-IS” with no warranty of any kind. ** Xilinx does not warrant that the functions contained in the Design will ** meet your requirements,that the Design will operate uninterrupted or be ** error-free, or that errors or bugs in the Design will be corrected. ** Xilinx makes no warranties or representations in regard to the results ** obtained from your use of the Design with respect to accuracy, reliability, ** or otherwise. ** ** XILINX MAKES NO REPRESENTATIONS OR WARRANTIES, WHETHER EXPRESS OR IMPLIED, ** STATUTORY OR OTHERWISE, INCLUDING, WITHOUT LIMITATION, IMPLIED WARRANTIES ** OF MERCHANTABILITY, NONINFRINGEMENT, OR FITNESS FOR A PARTICULAR PURPOSE. ** IN NO EVENT WILL XILINX BE LIABLE FOR ANY LOSS OF DATA, LOST PROFITS, OR FOR ** ANY SPECIAL, INCIDENTAL, CONSEQUENTIAL, OR INDIRECT DAMAGES ARISING FROM ** YOUR USE OF THIS DESIGN. ******************************************************************************* This readme describes how to use the files that come with XAPP870. ******************************************************************************* This reference design contain the following directories: * Chipscope - contains all Chipscope files * ISE - ISE implementation directory * sim - Simulation directory * src - contains the Verilog source codes Below is the design hierarchy: ML505_GTP_speed_negotiation (ML505_GTP_spd_neg.v) |_OOB_control (oob_control.v) |_speed_neg_control (speed_neg_control.v) |_icon_ila |_i_ila_t8_d35 ** IMPORTANT NOTES ** 1) Make sure the Chipscope ILA and ICON netlists can be found by either copying the files from the /Chipscope directory or set the search path within ISE to the /Chipscope directory 2) This design has been verified using Modelsim SE version 6.2g 3) This design was implemented in ISE 9.2i *******************************************************************************

近期下载者：

相关文件：

评论：[我要评论] [举报此文件]

收藏者：