ohmletzboom

积分:240
上传文件:1
下载次数:3
注册日期:2010-12-15 10:35:21

上传列表
fet430_adc12_01.zip - A single sample is made on A0 with reference to AVcc. Software sets ADC12SC to start sample and conversion - ADC12SC automatically cleared at EOC. ADC12 internal oscillator times sample (16x) and conversion. In Mainloop MSP430 waits in LPM0 to save power until ADC12 conversion is complete. ADC12_ISR forces exit from LPM0 in Mainloop on reti. If A0 > 0.5*AVcc P5.1 is set, else it s reset. ACLK = n/a, MCLK = SMCLK = default DCO, ADC12CLK = ADC12OSC,2010-12-15 10:38:43,下载3次

近期下载

收藏