summator
二进 

所属分类:VHDL/FPGA/Verilog
开发工具:VHDL
文件大小:26KB
下载次数:2
上传日期:2011-05-13 22:03:48
上 传 者wfw0806
说明:  no intro
(Adder is generated and the number of devices. Arithmetic logic unit is used as a computer, perform logical operations, shift and command call. In electronics, a digital adder circuit, the addition of numbers can be calculated. In the modern computer, the adder being present in the arithmetic logic unit. Adder can be used to represent various values, such as: BCD, plus three yards, the major operator for a binary adder. Adder combinational logic circuit can also use VHDL language.)

文件列表:
summator.doc (69120, 2011-04-22)

近期下载者

相关文件


收藏者