sdr sdram controller
所属分类：VHDL/FPGA/Verilog
开发工具：MultiPlatform
文件大小：2401KB
下载次数：629
上传日期：2005-11-08 13:52:33
上 传 者：
coolspac
说明： ALTERA sdram
vhdl与verilog参考设计
(Altera SDRAM VHDL and Verilog reference design)
文件列表:
sdr sdram controller (0, 2001-10-17)
sdr sdram controller\sdr_sdram.pdf (645561, 2001-10-14)
sdr sdram controller\verilog (0, 2001-10-17)
sdr sdram controller\verilog\doc (0, 2001-10-17)
sdr sdram controller\verilog\doc\sdr_sdram.pdf (645561, 2000-05-30)
sdr sdram controller\verilog\model (0, 2001-10-17)
sdr sdram controller\verilog\model\mt48lc8m16a2.v (43832, 2000-05-23)
sdr sdram controller\verilog\route (0, 2001-10-17)
sdr sdram controller\verilog\route\PLL1.v (4647, 2000-05-22)
sdr sdram controller\verilog\route\sdr_sdram.csf (3524, 2000-07-25)
sdr sdram controller\verilog\route\sdr_sdram.esf (471, 2000-07-25)
sdr sdram controller\verilog\route\sdr_sdram.vqm (164902, 2000-07-12)
sdr sdram controller\verilog\simulation (0, 2001-10-17)
sdr sdram controller\verilog\simulation\modelsim.ini (7728, 2000-05-19)
sdr sdram controller\verilog\simulation\sdr_sdram_tb.v (22444, 2000-07-12)
sdr sdram controller\verilog\simulation\work (0, 2001-10-17)
sdr sdram controller\verilog\simulation\work\altclklock (0, 2001-10-17)
sdr sdram controller\verilog\simulation\work\altclklock\verilog.psm (20672, 2000-05-23)
sdr sdram controller\verilog\simulation\work\altclklock\_primary.dat (2337, 2000-05-23)
sdr sdram controller\verilog\simulation\work\altclklock\_primary.vhd (898, 2000-05-23)
sdr sdram controller\verilog\simulation\work\command (0, 2001-10-17)
sdr sdram controller\verilog\simulation\work\command\verilog.psm (47616, 2000-07-12)
sdr sdram controller\verilog\simulation\work\command\_primary.dat (5388, 2000-07-12)
sdr sdram controller\verilog\simulation\work\command\_primary.vhd (1319, 2000-07-12)
sdr sdram controller\verilog\simulation\work\control_interface (0, 2001-10-17)
sdr sdram controller\verilog\simulation\work\control_interface\verilog.psm (21576, 2000-05-23)
sdr sdram controller\verilog\simulation\work\control_interface\_primary.dat (2751, 2000-05-23)
sdr sdram controller\verilog\simulation\work\control_interface\_primary.vhd (1105, 2000-05-23)
sdr sdram controller\verilog\simulation\work\mt48lc8m16a2 (0, 2001-10-17)
sdr sdram controller\verilog\simulation\work\mt48lc8m16a2\verilog.psm (240800, 2000-05-23)
sdr sdram controller\verilog\simulation\work\mt48lc8m16a2\_primary.dat (24807, 2000-05-23)
sdr sdram controller\verilog\simulation\work\mt48lc8m16a2\_primary.vhd (1291, 2000-05-23)
sdr sdram controller\verilog\simulation\work\pll1 (0, 2001-10-17)
sdr sdram controller\verilog\simulation\work\pll1\verilog.psm (4872, 2000-05-23)
sdr sdram controller\verilog\simulation\work\pll1\_primary.dat (827, 2000-05-23)
sdr sdram controller\verilog\simulation\work\pll1\_primary.vhd (256, 2000-05-23)
sdr sdram controller\verilog\simulation\work\sdr_data_path (0, 2001-10-17)
sdr sdram controller\verilog\simulation\work\sdr_data_path\verilog.psm (5704, 2000-05-23)
... ...
SDR SDRAM Controller VHDL Reference Design version 1.1.
This readme files describes the contents of each directory of the SDR SDRAM Controller reference design version 1.1.
File/Directory Description
=============================================================================
\doc SDR SDRAM reference design documentation
\model Contains the vhdl SDRAM model
\route Contains the Quartus 2000.05 project files a routed controller design
\simulation Contains the vhdl testbench, modelsim project file, and library
\source Contains the vhdl source files for the SDR SDRAM reference design
\synthesis\synplicity Contains all synplicity project files associated with synthesizing the reference design
近期下载者：
相关文件：
收藏者：