FSM-Based-Using-Verilog-HDL.rar

  • wangchlin05
    了解作者
  • VHDL
    开发工具
  • 3.3MB
    文件大小
  • rar
    文件格式
  • 0
    收藏次数
  • 1 积分
    下载积分
  • 2
    下载次数
  • 2012-08-08 16:25
    上传日期
FSM-Based Digital Design Using Verilog HDL
FSM-Based-Using-Verilog-HDL.rar
  • FSM-Based Digital Design Using Verilog HDL
  • Chapter 7.pdf
    320.9KB
  • Chapter 6.pdf
    227.6KB
  • Appendix A.pdf
    216KB
  • Chapter 1.pdf
    231.3KB
  • Appendix D.pdf
    123.9KB
  • Front Matter.pdf
    137.2KB
  • Chapter 5.pdf
    386.9KB
  • Chapter 9.pdf
    374.3KB
  • Index.pdf
    80.4KB
  • Appendix B.pdf
    216KB
  • Chapter 2.pdf
    174.3KB
  • Chapter 10.pdf
    229.1KB
  • Appendix C.pdf
    406KB
  • Chapter 8.pdf
    542.2KB
  • Chapter 4.pdf
    355.8KB
  • Chapter 3.pdf
    256.3KB
内容介绍
<html xmlns="http://www.w3.org/1999/xhtml"> <head> <meta charset="utf-8"> <meta name="generator" content="pdf2htmlEX"> <meta http-equiv="X-UA-Compatible" content="IE=edge,chrome=1"> <link rel="stylesheet" href="https://static.pudn.com/base/css/base.min.css"> <link rel="stylesheet" href="https://static.pudn.com/base/css/fancy.min.css"> <link rel="stylesheet" href="https://static.pudn.com/prod/directory_preview_static/6262b4654f8811599ef26720/raw.css"> <script src="https://static.pudn.com/base/js/compatibility.min.js"></script> <script src="https://static.pudn.com/base/js/pdf2htmlEX.min.js"></script> <script> try{ pdf2htmlEX.defaultViewer = new pdf2htmlEX.Viewer({}); }catch(e){} </script> <title></title> </head> <body> <div id="sidebar" style="display: none"> <div id="outline"> </div> </div> <div id="pf1" class="pf w0 h0" data-page-no="1"><div class="pc pc1 w0 h0"><img class="bi x0 y0 w1 h1" alt="" src="https://static.pudn.com/prod/directory_preview_static/6262b4654f8811599ef26720/bg1.jpg"><div class="t m0 x1 h2 y1 ff1 fs0 fc0 sc0 ls0 ws0">8</div><div class="t m0 x1 h3 y2 ff1 fs1 fc0 sc0 ls0 ws0">Describing<span class="_ _0"> </span>Combinational</div><div class="t m0 x1 h3 y3 ff1 fs1 fc0 sc0 ls0 ws0">and<span class="_ _0"> </span>Sequential<span class="_ _0"> </span>Logic<span class="_ _0"> </span>using</div><div class="t m0 x1 h3 y4 ff1 fs1 fc0 sc0 ls0 ws0">Verilog<span class="_ _0"> </span>HDL</div><div class="t m0 x1 h4 y5 ff2 fs2 fc0 sc0 ls0 ws0">8.1<span class="_ _1"> </span>THE<span class="_ _2"> </span>DATA-FLOW<span class="_ _2"> </span>STYLE<span class="_ _2"> </span>OF<span class="_ _2"> </span>DESCRIPTION:</div><div class="t m0 x1 h4 y6 ff2 fs2 fc0 sc0 ls0 ws0">REVIEW<span class="_ _2"> </span>OF<span class="_ _2"> </span>THE<span class="_ _2"> </span>CONTINUOUS<span class="_ _2"> </span>ASSIGNMENT</div><div class="t m0 x1 h5 y7 ff3 fs3 fc0 sc0 ls0 ws0">W<span class="_ _3"></span>e<span class="_ _4"> </span>have<span class="_ _4"> </span>already<span class="_ _4"> </span>come<span class="_ _4"> </span>across<span class="_ _4"> </span>numerous<span class="_ _4"> </span>examples<span class="_ _4"> </span>in<span class="_ _4"> </span>the<span class="_ _4"> </span>pre<span class="_ _5"></span>vious<span class="_ _4"> </span>chapters<span class="_ _4"> </span>of<span class="_ _4"> </span>V<span class="_ _6"></span>erilog<span class="_ _4"> </span>designs</div><div class="t m0 x1 h5 y8 ff3 fs3 fc0 sc0 ls0 ws0">written<span class="_ _2"> </span>in<span class="_ _7"> </span>the<span class="_ _7"> </span>so-called<span class="_ _2"> </span>data-&#64258;ow<span class="_ _7"> </span>style.<span class="_ _7"> </span>This<span class="_ _2"> </span>style<span class="_ _7"> </span>of<span class="_ _2"> </span>description<span class="_ _7"> </span>makes<span class="_ _2"> </span>use<span class="_ _2"> </span>of<span class="_ _7"> </span>the<span class="_ _7"> </span>para<span class="_"> </span>llel</div><div class="t m0 x1 h5 y9 ff3 fs3 fc0 sc0 ls0 ws0">statement<span class="_ _8"> </span>known<span class="_ _4"> </span>as<span class="_ _4"> </span>a<span class="_ _8"> </span><span class="ff4">continuo<span class="_ _9"></span>us<span class="_ _4"> </span>assignment.<span class="_ _8"> </span></span>Predom<span class="_ _9"></span>inantly<span class="_ _8"> </span>used<span class="_ _4"> </span>to<span class="_ _8"> </span>describe<span class="_ _8"> </span>combinational</div><div class="t m0 x1 h5 ya ff3 fs3 fc0 sc0 ls0 ws0">logic,<span class="_ _a"> </span>the<span class="_ _a"> </span>&#64258;o<span class="_ _5"></span>w<span class="_ _a"> </span>of<span class="_ _a"> </span>execution<span class="_ _a"> </span>of<span class="_ _a"> </span>continuous<span class="_ _b"> </span>assignment<span class="_ _a"> </span>statements<span class="_ _a"> </span>is<span class="_ _a"> </span>dictated<span class="_ _a"> </span>by<span class="_ _b"> </span>events<span class="_ _b"> </span>on<span class="_ _a"> </span>signals</div><div class="t m0 x1 h5 yb ff3 fs3 fc0 sc0 ls0 ws0">(usually<span class="_ _2"> </span><span class="ff5">wire</span>s)<span class="_ _c"> </span>appearing<span class="_ _2"> </span>within<span class="_ _c"> </span>the<span class="_ _2"> </span>expressions<span class="_ _2"> </span>on<span class="_ _2"> </span>the<span class="_ _c"> </span>left-<span class="_ _2"> </span>and<span class="_ _c"> </span>right-hand<span class="_ _2"> </span>sides<span class="_ _c"> </span>of<span class="_ _2"> </span>the</div><div class="t m0 x1 h5 yc ff3 fs3 fc0 sc0 ls0 ws0">continuous<span class="_ _a"> </span>assignm<span class="_"> </span>ents.<span class="_ _d"> </span>Such<span class="_ _a"> </span>statements<span class="_ _d"> </span>are<span class="_ _a"> </span>identi&#64257;ed<span class="_ _a"> </span>by<span class="_ _a"> </span>the<span class="_ _d"> </span>keyword<span class="_ _b"> </span><span class="ff5">assig<span class="_ _9"></span>n</span>.<span class="_ _a"> </span>The<span class="_ _d"> </span>keyword</div><div class="t m0 x1 h5 yd ff3 fs3 fc0 sc0 ls0 ws0">is<span class="_ _4"> </span>follo<span class="_ _5"></span>wed<span class="_ _4"> </span>by<span class="_ _4"> </span>one<span class="_ _d"> </span>or<span class="_ _4"> </span>more<span class="_ _4"> </span>assignments<span class="_ _4"> </span>terminated<span class="_ _4"> </span>by<span class="_ _d"> </span>a<span class="_ _4"> </span>semicolon.</div><div class="t m0 x2 h5 ye ff3 fs3 fc0 sc0 ls0 ws0">All<span class="_ _a"> </span>of<span class="_ _a"> </span>the<span class="_ _d"> </span>following<span class="_ _b"> </span>examples<span class="_ _a"> </span>descr<span class="_ _9"></span>ibe<span class="_ _a"> </span>combinational<span class="_ _d"> </span>logic,<span class="_ _a"> </span>this<span class="_ _a"> </span>being<span class="_ _d"> </span>the<span class="_ _a"> </span>most<span class="_ _a"> </span>common<span class="_ _d"> </span>use</div><div class="t m0 x1 h5 yf ff3 fs3 fc0 sc0 ls0 ws0">of<span class="_ _4"> </span>the<span class="_ _d"> </span>continuo<span class="_ _9"></span>us<span class="_ _4"> </span>assignment<span class="_ _4"> </span>statement:</div><div class="t m0 x2 h6 y10 ff6 fs3 fc0 sc0 ls0 ws0">//some<span class="_ _7"> </span>continuo<span class="_ _9"></span>us<span class="_ _7"> </span>assignment<span class="_ _2"> </span>statements</div><div class="t m0 x3 h7 y11 ff5 fs3 fc0 sc0 ls0 ws0">assign<span class="_ _c"> </span><span class="ff7">A<span class="_ _2"> </span><span class="ff8">&#188;<span class="_ _7"> </span></span><span class="ls1">q[<span class="_ _e"></span><span class="ls0">0],<span class="_ _7"> </span>B<span class="_ _7"> </span><span class="ff8">&#188;<span class="_ _7"> </span></span><span class="ls1">q[<span class="_ _e"></span><span class="ls0">1],<span class="_ _7"> </span>C<span class="_ _2"> </span><span class="ff8">&#188;<span class="_ _7"> </span></span><span class="ls2">q[<span class="_ _f"></span><span class="ls0">2];</span></span></span></span></span></span></span></div><div class="t m0 x3 h7 y12 ff5 fs3 fc0 sc0 ls0 ws0">assign<span class="_ _c"> </span><span class="ff7">ou<span class="_ _9"></span>t<span class="_ _7"> </span><span class="ff8">&#188;<span class="_ _7"> </span></span>(<span class="ff8">&#58881;</span>s1<span class="_ _7"> </span>&amp;<span class="_ _7"> </span><span class="ff8">&#58881;</span>s0<span class="_ _7"> </span>&amp;<span class="_ _2"> </span>i0)<span class="_ _7"> </span><span class="ff8">j</span></span></div><div class="t m0 x4 h7 y13 ff7 fs3 fc0 sc0 ls0 ws0">(<span class="ff8">&#58881;</span>s1<span class="_ _7"> </span>&amp;<span class="_ _7"> </span>s0<span class="_ _7"> </span>&amp;<span class="_ _7"> </span>i1)<span class="_ _2"> </span><span class="ff8">j</span></div><div class="t m0 x4 h7 y14 ff7 fs3 fc0 sc0 ls0 ws0">(s1<span class="_ _7"> </span>&amp;<span class="_ _7"> </span><span class="ff8">&#58881;</span>s0<span class="_ _7"> </span>&amp;<span class="_ _7"> </span>i2)<span class="_ _2"> </span><span class="ff8">j</span></div><div class="t m0 x4 h6 y15 ff7 fs3 fc0 sc0 ls0 ws0">(s1<span class="_ _7"> </span>&amp;<span class="_ _7"> </span>s0<span class="_ _7"> </span>&amp;<span class="_ _7"> </span>i3);</div><div class="t m0 x3 h7 y16 ff5 fs3 fc0 sc0 ls0 ws0">assign<span class="_ _c"> </span><span class="ff7">#1<span class="_ _9"></span>5<span class="_ _7"> </span>{c_out,<span class="_ _7"> </span>sum}<span class="_ _2"> </span><span class="ff8">&#188;<span class="_ _7"> </span></span>a<span class="_ _7"> </span><span class="ff8">&#254;<span class="_ _7"> </span></span>b<span class="_ _7"> </span><span class="ff8">&#254;<span class="_ _7"> </span></span>c_in;</span></div><div class="t m0 x2 h5 y17 ff3 fs3 fc0 sc0 ls0 ws0">Th<span class="_ _5"></span>e<span class="_ _d"> </span>cont<span class="_ _5"></span>in<span class="_ _5"></span>uou<span class="_ _5"></span>s<span class="_ _d"> </span>ass<span class="_ _5"></span>ign<span class="_ _5"></span>ment<span class="_ _b"> </span>stat<span class="_ _5"></span>ement<span class="_ _b"> </span>for<span class="_ _5"></span>ms<span class="_ _d"> </span>a<span class="_ _a"> </span>stat<span class="_ _5"></span>ic<span class="_ _a"> </span>bind<span class="_ _5"></span>ing<span class="_ _a"> </span>bet<span class="_ _5"></span>ween<span class="_ _b"> </span>the<span class="_ _d"> </span><span class="ff5 ls3">wire<span class="_ _d"> </span></span>bei<span class="_ _5"></span>ng<span class="_ _a"> </span>assi<span class="_ _5"></span>gne<span class="_ _5"></span>d</div><div class="t m0 x1 h7 y18 ff3 fs3 fc0 sc0 ls4 ws0">on<span class="_ _d"> </span>the<span class="_ _d"> </span>left-hand<span class="_ _d"> </span>side<span class="_ _d"> </span>of<span class="_ _d"> </span>the<span class="_ _d"> </span><span class="ff8 ls0">&#188;<span class="_ _a"> </span><span class="ff3">oper<span class="_ _5"></span>ator<span class="_ _b"> </span>and<span class="_ _a"> </span>the<span class="_ _b"> </span>exp<span class="_ _5"></span>ress<span class="_ _5"></span>ion<span class="_ _b"> </span>on<span class="_ _a"> </span>the<span class="_ _b"> </span>right<span class="_ _5"></span>-ha<span class="_ _5"></span>nd<span class="_ _a"> </span>side<span class="_ _b"> </span>of<span class="_ _a"> </span>the<span class="_ _b"> </span>assi<span class="_ _5"></span>gnm<span class="_ _5"></span>ent</span></span></div><div class="t m0 x1 h5 y19 ff3 fs3 fc0 sc0 ls0 ws0">op<span class="_ _5"></span>erat<span class="_ _5"></span>or<span class="_ _3"></span>.<span class="_ _7"> </span>This<span class="_ _7"> </span>m<span class="_ _5"></span>eans<span class="_ _7"> </span>th<span class="_ _5"></span>at<span class="_ _7"> </span>the<span class="_ _7"> </span>as<span class="_ _5"></span>sign<span class="_ _5"></span>me<span class="_ _5"></span>nt<span class="_ _7"> </span>is<span class="_ _7"> </span>con<span class="_ _5"></span>tinu<span class="_ _5"></span>ous<span class="_ _5"></span>ly<span class="_ _7"> </span>act<span class="_ _5"></span>iv<span class="_ _3"></span>e<span class="_ _2"> </span>and<span class="_ _7"> </span>r<span class="_ _5"></span>eady<span class="_ _7"> </span>to<span class="_ _7"> </span>re<span class="_ _5"></span>spo<span class="_ _5"></span>nd<span class="_ _7"> </span>to<span class="_ _7"> </span>an<span class="_ _5"></span>y</div><div class="t m0 x1 h8 y1a ff9 fs4 fc0 sc0 ls0 ws0">FSM-based Digital Design using <span class="ls5">V</span>erilog HDL <span class="_ _10"></span><span class="ws1"> <span class="ffa ws0">Peter Minns and Ian Elliott</span></span></div><div class="t m0 x1 h9 y1b ffb fs4 fc0 sc0 ls0 ws0">#</div><div class="t m0 x5 h8 y1c ffb fs4 fc0 sc0 ls0 ws2"> <span class="ffa ws0">2008 John <span class="ls6">W</span>iley &amp; Sons, Ltd. ISBN: 978-0-470-06070-4</span></div></div><div class="pi" data-data='{"ctm":[1.961965,0.000000,0.000000,1.961965,0.000000,0.000000]}'></div></div> </body> </html>
评论
    相关推荐
    • VerilogHDL课件
      EDA技术的语言VerilogHDL,课件里讲述了VerilogHDL语言的特点和语法以及在应用方面的注意事项。
    • Verilog 阻塞
      Verilog 阻塞Verilog 阻塞Verilog 阻塞Verilog 阻塞 Verilog 阻塞Verilog 阻塞Verilog 阻塞Verilog 阻塞
    • verilog.xml
      Notepad++自动补全Verilog关键字,下载后放到 \Notepad++\autoCompletion 文件夹中,重启软件即可使用
    • System Verilog
      自己从网上搜集的System Verilog资料,中文版的,对学习SV的入门非常有帮助,有需要的赶快下吧!
    • Verilog HDL
      學習硬體語言Verilog的好教材 PDF檔
    • Verilog HDL 课件
      电子信息工程学院电子专业大三必修课数字集成电路设计之Verilog HDL部分课件(骆丽老师的). 第7章 HDL语言基础 7-1 引言 7-2 Verilog HDL基本结构 7 3 数据类型及常量 变量 7-3 数据类型及常量、变量 7-4 运算符及...
    • 王金明 Verilog HDL
      王金明 Verilog HDL程序设计教程,本书对VerilogHDL进行详细讲解,语法语句可综合等.......
    • Verilog Testbench
      文件虽然很小,但是当你读完这些你会对Verilog Testbench文件的编写有所了解,确实很经典,有很多经典例程不容错过!
    • 夏闻宇Verilog教程
      第七章 有限状态机和可综合风格的Verilog HDL.doc 第三章 Verilog HDL的基本语法.doc 第九章虚拟器件和虚拟接口模型以及它们在大型数字系统设计中的作用.doc 第二章 Verilog HDL设计方法概述.doc 第五章 基本...
    • Verilog 电子书
      Verilog 电子书,外国翻译过来的,比较好,不少学校选为教材。