zybo_base_system.zip

  • 了解作者
  • VHDL
    开发工具
  • 31.1MB
    文件大小
  • zip
    文件格式
  • 0
    收藏次数
  • 1 积分
    下载积分
  • 0
    下载次数
  • 2020-10-26 22:15
    上传日期
zybo开发板的测试系统。包含各个功能模块的配置。
zybo_base_system.zip
内容介绍
################################################################################ # Vivado (TM) v2018.3 (64-bit) # # README.txt: Please read the sections below to understand the steps required # to simulate the design for a simulator, the directory structure # and the generated exported files. # ################################################################################ 1. Simulate Design To simulate design, cd to the simulator directory and execute the script. For example:- % cd questa % ./top.sh The export simulation flow requires the Xilinx pre-compiled simulation library components for the target simulator. These components are referred using the '-lib_map_path' switch. If this switch is specified, then the export simulation will automatically set this library path in the generated script and update, copy the simulator setup file(s) in the exported directory. If '-lib_map_path' is not specified, then the pre-compiled simulation library information will not be included in the exported scripts and that may cause simulation errors when running this script. Alternatively, you can provide the library information using this switch while executing the generated script. For example:- % ./top.sh -lib_map_path /design/questa/clibs Please refer to the generated script header 'Prerequisite' section for more details. 2. Directory Structure By default, if the -directory switch is not specified, export_simulation will create the following directory structure:- <current_working_directory>/export_sim/<simulator> For example, if the current working directory is /tmp/test, export_simulation will create the following directory path:- /tmp/test/export_sim/questa If -directory switch is specified, export_simulation will create a simulator sub-directory under the specified directory path. For example, 'export_simulation -directory /tmp/test/my_test_area/func_sim' command will create the following directory:- /tmp/test/my_test_area/func_sim/questa By default, if -simulator is not specified, export_simulation will create a simulator sub-directory for each simulator and export the files for each simulator in this sub-directory respectively. IMPORTANT: Please note that the simulation library path must be specified manually in the generated script for the respective simulator. Please refer to the generated script header 'Prerequisite' section for more details. 3. Exported script and files Export simulation will create the driver shell script, setup files and copy the design sources in the output directory path. By default, when the -script_name switch is not specified, export_simulation will create the following script name:- <simulation_top>.sh (Unix) When exporting the files for an IP using the -of_objects switch, export_simulation will create the following script name:- <ip-name>.sh (Unix) Export simulation will create the setup files for the target simulator specified with the -simulator switch. For example, if the target simulator is "ies", export_simulation will create the 'cds.lib', 'hdl.var' and design library diectories and mappings in the 'cds.lib' file.
评论
    相关推荐
    • 01.ZYBO_Datasheet.zip
      zybo开发板的datasheet文件,十分实用
    • xapp1078_2014.4_zybo:xapp1078的zybo实现,这是zynq的AMP示例。 CPU 0运行linux,
      该项目将描述如何在zybo板上运行 。 zybo和zc702之间的主要区别是: zybo上的DDR内存为512MB,而zc702的DDR内存为1GB Zc702上有某些zy2没有的ii2设备。 zybo上的以太网PHY控制器与zc702使用的以太网PHY控制器不同...
    • Petalinux-Zybo-Z7-10
      Zybo Z7-10 Petalinux BSP项目 专为Petalinux 2017.4打造 警告:仅当在发行标签上签出此仓库时,才应使用此仓库 BSP功能 这个petalinux项目针对的Vivado框图项目位于以下: : 。 该项目默认包含以下功能: 具有...
    • zybo入门点亮流水灯
      基于zynq7010(zybo)板,四led流水灯。zybo:Zynq—7000 ARM,FPGA SoC训练板
    • zybo入门之VGA接口使用
      zybo入门之VGA接口使用,含棋盘图,水平渐变等12种模式VGA显示,按键切换模式,基于zybo(ZYNQ7010)。
    • Zybo PS2PL
      简单利用zybo板中的GPIO总线实现PL和PS之间的简单交互,有助于理解zybo板工作原理,方便以后Soc的开发。
    • ZYBO快速入门指导手册
      ZYBO FPGA开发板的入门手册,包括开发环境的建立,以及PS-PL协同开发的案例。
    • ov7670 basys3,zybo Verilog代码
      ov7670Verilog代码,可用于basys3,zybo,并可直接接入VGA
    • Zybo-hdmi-out.zip
      该工程在zybo板实现hdmi视频输出,可用于数据采集完成后进行波形显示,波形信息数据显示
    • android从bootloader到launcher启动流程整理
      讲述android 开机流程 从boot rom---bootloader---init--zygote---systemserver---ams 并附上自己整理的每个流程的流程图 ,清晰熟悉android 启动流程