UART的FPGA实现过程

  • N9_987566
    了解作者
  • C/C++
    开发工具
  • 3.9MB
    文件大小
  • rar
    文件格式
  • 0
    收藏次数
  • VIP专享
    资源类型
  • 0
    下载次数
  • 2022-02-21 17:13
    上传日期
UART的FPGA实现过程-附完整的FPGA,ModelSim,MCU代码和工程,以及实现文档
UART的FPGA实现过程
内容介绍
<html xmlns="http://www.w3.org/1999/xhtml"> <head> <meta charset="utf-8"> <meta name="generator" content="pdf2htmlEX"> <meta http-equiv="X-UA-Compatible" content="IE=edge,chrome=1"> <link rel="stylesheet" href="https://static.pudn.com/base/css/base.min.css"> <link rel="stylesheet" href="https://static.pudn.com/base/css/fancy.min.css"> <link rel="stylesheet" href="https://static.pudn.com/prod/directory_preview_static/625a5ddebe9ad24cfaeab711/raw.css"> <script src="https://static.pudn.com/base/js/compatibility.min.js"></script> <script src="https://static.pudn.com/base/js/pdf2htmlEX.min.js"></script> <script> try{ pdf2htmlEX.defaultViewer = new pdf2htmlEX.Viewer({}); }catch(e){} </script> <title></title> </head> <body> <div id="sidebar" style="display: none"> <div id="outline"> </div> </div> <div id="pf1" class="pf w0 h0" data-page-no="1"><div class="pc pc1 w0 h0"><img class="bi x0 y0 w1 h1" alt="" src="https://static.pudn.com/prod/directory_preview_static/625a5ddebe9ad24cfaeab711/bg1.jpg"><div class="t m0 x1 h2 y1 ff1 fs0 fc0 sc0 ls0 ws0">&#21019;&#36896;&#21147;&#30005;&#23376;&#24320;&#21457;&#32593;<span class="ff2 ls1 ws1"> E-mail:edaok@vip.163.com htt<span class="_ _0"></span>p://www<span class="_ _1"></span>.edaok.net </span></div><div class="t m0 x2 h3 y2 ff3 fs1 fc0 sc1 ls0 ws0">&#12298;<span class="ff4 sc0 ls2">UART<span class="_"> </span></span>&#30340;<span class="_ _2"> </span><span class="ff4 sc0 ls3">FPGA<span class="_"> </span></span><span class="ls4">&#23454;&#29616;&#12299;</span><span class="ff4 sc0"> </span></div><div class="t m0 x3 h2 y3 ff2 fs0 fc0 sc0 ls5 ws0">--<span class="ff5 ls0">&#8220;</span><span class="ls6">MCU<span class="_"> </span><span class="ff5 ls0">&#22806;&#35774;&#35774;&#35745;&#8221;&#24320;&#28304;&#39033;&#30446;<span class="ff2"> </span></span></span></div><div class="t m0 x4 h2 y4 ff6 fs0 fc0 sc0 ls0 ws0">&#39033;&#21517;<span class="ff7"> <span class="_ _3"> </span><span class="ff1">&#20869;&#23481;<span class="ff2"> <span class="_ _4"> </span></span>&#22791;&#27880;<span class="ff2"> </span></span></span></div><div class="t m0 x5 h2 y5 ff1 fs0 fc0 sc0 ls0 ws0">&#39064;&#30446;<span class="ff2 ls7 ws2"> UART<span class="_ _5"> </span></span>&#30340;<span class="_ _5"> </span><span class="ff2 ls8">FPGA<span class="_"> </span></span>&#23454;&#29616;<span class="ff2"> </span></div><div class="t m0 x6 h2 y6 ff2 fs0 fc0 sc0 ls0 ws0"> </div><div class="t m0 x5 h2 y7 ff1 fs0 fc0 sc0 ls0 ws0">&#21019;&#24314;&#32773;<span class="ff2"> </span></div><div class="t m0 x7 h2 y8 ff2 fs0 fc0 sc0 ls9 ws3">Adeko </div><div class="t m0 x6 h2 y7 ff1 fs0 fc0 sc0 ls0 ws0">&#21019;&#36896;&#21147;&#30005;&#23376;&#24320;&#21457;&#32593;&#20027;&#21150;&#32773;<span class="ff2"> </span></div><div class="t m0 x7 h2 y9 ff2 fs0 fc0 sc0 ls9 ws0">Adeko </div><div class="t m0 x6 h2 ya ff1 fs0 fc0 sc0 ls0 ws0">&#25991;&#26723;&#21019;&#24314;&#32773;<span class="ff2"> </span></div><div class="t m0 x5 h2 yb ff1 fs0 fc0 sc0 ls0 ws0">&#21442;&#19982;&#32773;<span class="ff2"> </span></div><div class="t m0 x7 h2 yc ff1 fs0 fc0 sc0 ls0 ws0">&#26399;&#24453;&#24744;&#30340;&#21152;&#20837;&#8230;&#8230;<span class="ff2"> <span class="_ _6"> </span></span>&#24744;&#30340;&#20027;&#35201;&#36129;&#29486;&#8230;&#8230;<span class="ff2"> </span></div><div class="t m0 x7 h2 yd ff2 fs0 fc0 sc0 lsa ws4">V1.00 </div><div class="t m0 x5 h2 ye ff1 fs0 fc0 sc0 ls0 ws0">&#24403;&#21069;&#29256;&#26412;<span class="ff2"> </span></div><div class="t m0 x7 h2 yf ff1 fs0 fc0 sc0 ls0 ws0">&#26412;&#29256;&#26412;&#23454;&#29616;&#20102;&#22522;&#26412;&#30340;<span class="_ _5"> </span><span class="ff2 ls7">UART<span class="_"> </span></span>&#36890;&#20449;&#21151;&#33021;&#65292;<span class="_ _7"></span>&#27169;&#20223;&#20102;<span class="_ _5"> </span><span class="ff2 lsb">C51</span></div><div class="t m0 x7 h2 y10 ff1 fs0 fc0 sc0 ls0 ws0">&#21644;<span class="_ _5"> </span><span class="ff2 lsc">AVR<span class="_"> </span></span>&#21333;&#29255;&#26426;<span class="_ _5"> </span><span class="ff2 ls7">UART<span class="_"> </span></span>&#22806;&#35774;&#20102;&#22823;&#37096;&#20998;&#21151;&#33021;&#65292;<span class="_ _8"></span>&#36890;&#36807;&#22806;</div><div class="t m0 x7 h2 y11 ff1 fs0 fc0 sc0 ls0 ws0">&#37096;&#24635;&#32447;&#65292;&#21487;&#20197;&#20687;&#20351;&#29992;&#20869;&#37096;<span class="_"> </span><span class="ff2 ls7">UART<span class="_ _2"> </span></span>&#22806;&#35774;&#19968;&#26679;&#22320;&#20351;&#29992;</div><div class="t m0 x7 h2 y12 ff1 fs0 fc0 sc0 ls0 ws0">&#26412;&#29256;&#26412;&#30340;<span class="_ _5"> </span><span class="ff2 ls8">FPGA<span class="_"> </span></span>&#35774;&#35745;&#30340;<span class="_ _5"> </span><span class="ff2 lsd">UART </span></div><div class="t m0 x6 h2 y13 ff1 fs0 fc0 sc0 ls0 ws0">&#27809;&#26377;&#23454;&#29616;&#22810;&#26426;&#36890;&#20449;&#21151;&#33021;<span class="ff2"> </span></div><div class="t m0 x5 h2 y14 ff1 fs0 fc0 sc0 ls0 ws0">&#21382;&#21490;&#29256;&#26412;<span class="ff2"> </span></div><div class="t m0 x7 h2 y15 ff2 fs0 fc0 sc0 lse ws0"> </div><div class="t m0 x5 h2 y16 ff1 fs0 fc0 sc0 ls0 ws0">&#27010;&#36848;<span class="ff2"> <span class="_ _9"> </span></span>&#26412;&#39033;&#30446;&#30340;&#21021;&#32423;&#30446;&#26631;&#26159;<span class="_"> </span><span class="ff2 ls7">UART<span class="_ _2"> </span></span>&#36890;&#20449;&#21151;&#33021;&#30340;&#23454;&#29616;&#65292;&#26368;</div><div class="t m0 x7 h2 y17 ff1 fs0 fc0 sc0 ls0 ws0">&#32456;&#30446;&#26631;&#20026;&#22823;&#23478;&#38598;&#21512;&#21508;&#21378;&#23478;<span class="_ _5"> </span><span class="ff2 lsf">UART<span class="_"> </span></span>&#22806;&#35774;&#30340;&#29305;&#28857;&#65292;<span class="_ _1"></span><span class="ff2"> <span class="_"> </span><span class="ff1">&#20877;</span></span></div><div class="t m0 x7 h2 y18 ff1 fs0 fc0 sc0 ls10 ws0">&#21457;&#25381;&#33258;&#24049;&#30340;&#21019;&#36896;&#21147;&#65292;&#35774;&#35745;&#19968;&#20010;&#21151;&#33021;&#24378;&#22823;&#30340;<span class="_ _a"> </span><span class="ff2 ls7">UART</span></div><div class="t m0 x7 h2 y19 ff1 fs0 fc0 sc0 ls0 ws0">&#35774;&#22791;<span class="ff2"> </span></div><div class="t m0 x6 h2 y1a ff2 fs0 fc0 sc0 ls0 ws0"> </div><div class="t m0 x5 h2 y1b ff1 fs0 fc0 sc0 ls0 ws0">&#32500;&#25252;&#21644;&#22768;&#26126;<span class="ff2"> <span class="_ _b"> </span></span>&#21019;&#36896;&#21147;&#30005;&#23376;&#24320;&#21457;&#32593;&#25215;&#25285;&#39033;&#30446;&#30340;&#32500;&#25252;&#21644;&#25511;&#21046;&#31561;&#36131;&#20219;&#65292;</div><div class="t m0 x7 h4 y1c ff1 fs0 fc0 sc0 ls10 ws0">&#32593;&#22336;&#65306;</div><div class="t m0 x8 h2 y1d ff2 fs0 fc1 sc0 ls11 ws0">www.edaok.net<span class="_ _c"></span><span class="ff1 fc0 ls10">&#65307;&#21019;&#36896;&#21147;&#30005;&#23376;&#24320;&#21457;&#32593;&#20855;&#26377;&#21644;</span></div><div class="t m0 x7 h4 y1e ff1 fs0 fc0 sc0 ls0 ws0">&#20445;&#30041;&#25972;&#20010;&#39033;&#30446;&#36164;&#26009;<span class="_ _d"></span>&#65288;&#21253;&#25324;&#19988;&#19981;&#20165;&#21253;&#25324;&#39033;&#30446;&#30340;&#28304;&#20195;&#30721;</div><div class="t m0 x7 h2 y1f ff1 fs0 fc0 sc0 ls0 ws0">&#21644;&#25991;&#26723;&#65289;&#30340;&#25152;&#26377;&#21457;&#24067;&#26435;<span class="ff2"> </span></div><div class="t m0 x6 h2 y20 ff2 fs0 fc0 sc0 ls0 ws0"> </div><div class="t m0 x9 h5 y21 ff2 fs2 fc0 sc0 ls0 ws0"> <span class="_"> </span><span class="ff1">&#9733;<span class="ff4 fc2"> <span class="_"> </span><span class="ff1 sc2">&#29305;&#21035;&#27880;&#24847;&#65306;</span></span></span> </div><div class="t m0 xa h6 y22 ff1 fs2 fc0 sc0 ls0 ws0">&#24403;&#21069;&#25991;&#26723;&#20110;<span class="_ _e"> </span><span class="ff2 ls12">2009<span class="_"> </span></span>&#24180;<span class="_ _e"> </span><span class="ff2">5<span class="_"> </span></span>&#26376;&#20013;&#26092;&#21457;&#24067;&#65292;<span class="_ _f"></span>&#21487;&#33021;&#24050;&#26377;&#26356;&#26032;&#65292;<span class="_ _f"></span>&#35831;&#35775;&#38382;&#21019;&#36896;&#21147;&#30005;&#23376;&#24320;&#21457;&#32593;&#26816;&#26597;&#26356;&#26032;&#12290;<span class="_ _10"></span><span class="ff2"> </span></div><div class="t m0 xb h2 y23 ff2 fs0 fc0 sc0 ls13 ws0">i </div><a class="l" rel='nofollow' onclick='return false;'><div class="d m1"></div></a><a class="l" rel='nofollow' onclick='return false;'><div class="d m1"></div></a></div><div class="pi" data-data='{"ctm":[1.611639,0.000000,0.000000,1.611639,0.000000,0.000000]}'></div></div> </body> </html>
评论
    相关推荐
    • FPGA开发电子书
      FPGA开发全攻略,能够从基础开始,深入开发FPGA,并应用于现在最流行的技术领域。
    • FPGA
      EDA程序设计,用FPGA设计一个流水灯,以满足生活中的各种需求
    • FPGA开发资料
      上课时就用的这个PPT,这本书可以说是入门FPGA的经典书籍,这里仅仅上传参考资料,有机会的推荐各位去阅读数字系统设计与Verlog HDL
    • FPGA rs232
      FPGA实现UART 波特率可以自己设置 有详细说明
    • FPGA小球弹跳
      使用FPGA实现操控VGA实现的一个小实验,主要实现的功能是在VGA上显示一个弹跳的小球,其中包含MATLAB的相关仿真,和FPGA实现的代码。
    • FPGA计算器
      VHDL语言撰写的FPGA计算器,共FPGA课程实验参考使用
    • Xilinx FPGA
      Xilinx FPGAXilinx FPGA
    • 学习 FPGA 书籍分享
      废话不说了,下面进入正题,学习FPGA经历了这么几个阶段: ①、Verilog语言的学习,熟悉Verilog语言的各种语法。 ②、FPGA的学习,熟悉QuartusII软件的各种功能,各种逻辑算法设计,接口模块(RS232,LCD,VGA,SPI,...
    • fpga图书 fpga之道
      FPGA之道》是一本针对FPGA技术进行全面、深入讲解的书籍,内容涵盖了数字电路相关基础理论的介绍、FPGA芯片的构成及工作原理、FPGA项目开发的全流程追踪、主流HDL与HVL语法的详细讲解与阐述等,尤其是针对FPGA项目...
    • Xilinx FPGA教程大全
      FPGA工程设计高级研修班_Xilinx.pdf (30 MB) FPGA设计高级技巧_Xilinx.pdf (2.94 MB) Xilinx ROM使用中文教程.pdf (226.08 KB) Xilinx_FPGA_Digital_System_Design_Primer.pdf (7.02 MB) Xilinx_FPGA_...