mini aes 128bit

  • c2_722603
    了解作者
  • C/C++
    开发工具
  • 479.9KB
    文件大小
  • gz
    文件格式
  • 0
    收藏次数
  • VIP专享
    资源类型
  • 0
    下载次数
  • 2022-02-21 17:39
    上传日期
Simple AES/Rijndael IP Core. I have tried to create a implementation of this standard that would fit in to a low cost FPGA, like the Spartan IIe series from Xilinx, and still would provide reasonably fast performance. This implementation is with a 128 bit key expansion module only. Implementations with different key sizes (192 & 256 bits) and performance parameters (such as a fully pipelined ultra-high -speed version) are commercially available from ASICS.ws (www.asics.ws). This document will describe the interface to the IP core. It will not talk about the AES standard itself.
mini aes 128bit
内容介绍
<html xmlns="http://www.w3.org/1999/xhtml"> <head> <meta charset="utf-8"> <meta name="generator" content="pdf2htmlEX"> <meta http-equiv="X-UA-Compatible" content="IE=edge,chrome=1"> <link rel="stylesheet" href="https://static.pudn.com/base/css/base.min.css"> <link rel="stylesheet" href="https://static.pudn.com/base/css/fancy.min.css"> <link rel="stylesheet" href="https://static.pudn.com/prod/directory_preview_static/62440a7c0cf57275afca9aff/raw.css"> <script src="https://static.pudn.com/base/js/compatibility.min.js"></script> <script src="https://static.pudn.com/base/js/pdf2htmlEX.min.js"></script> <script> try{ pdf2htmlEX.defaultViewer = new pdf2htmlEX.Viewer({}); }catch(e){} </script> <title></title> </head> <body> <div id="sidebar" style="display: none"> <div id="outline"> </div> </div> <div id="pf1" class="pf w0 h0" data-page-no="1"><div class="pc pc1 w0 h0"><img class="bi x0 y0 w1 h1" alt="" src="https://static.pudn.com/prod/directory_preview_static/62440a7c0cf57275afca9aff/bg1.jpg"><div class="t m0 x1 h2 y1 ff1 fs0 fc0 sc0 ls0 ws0">Mini<span class="_"> </span>AES<span class="_"> </span>128</div><div class="t m0 x2 h3 y2 ff2 fs1 fc0 sc0 ls0 ws0">Arif<span class="_"> </span>E.<span class="_"> </span>Nugroho</div><div class="t m0 x3 h3 y3 ff2 fs1 fc0 sc0 ls0 ws0">arif<span class="_ _0"> </span>endro@opencores.org</div><div class="t m0 x4 h3 y4 ff2 fs1 fc0 sc0 ls0 ws0">VLSI<span class="_"> </span>Research<span class="_ _1"> </span>Group</div><div class="t m0 x4 h3 y5 ff2 fs1 fc0 sc0 ls0 ws0">LabTek<span class="_"> </span>VIII<span class="_ _1"> </span>Institut<span class="_"> </span>Teknologi<span class="_ _1"> </span>Bandung</div><div class="t m0 x4 h3 y6 ff2 fs1 fc0 sc0 ls0 ws0">Jl.<span class="_"> </span>Ganesha<span class="_ _1"> </span>10<span class="_"> </span>Bandung<span class="_"> </span>40141</div><div class="t m0 x4 h3 y7 ff2 fs1 fc0 sc0 ls0 ws0">West<span class="_"> </span>Java,<span class="_ _1"> </span>Indonesia</div></div><div class="pi" data-data='{"ctm":[1.611639,0.000000,0.000000,1.611639,0.000000,0.000000]}'></div></div> </body> </html>
评论
    相关推荐
    • FPGA开发电子书
      FPGA开发全攻略,能够从基础开始,深入开发FPGA,并应用于现在最流行的技术领域。
    • FPGA
      EDA程序设计,用FPGA设计一个流水灯,以满足生活中的各种需求
    • FPGA开发资料
      上课时就用的这个PPT,这本书可以说是入门FPGA的经典书籍,这里仅仅上传参考资料,有机会的推荐各位去阅读数字系统设计与Verlog HDL
    • FPGA rs232
      FPGA实现UART 波特率可以自己设置 有详细说明
    • FPGA小球弹跳
      使用FPGA实现操控VGA实现的一个小实验,主要实现的功能是在VGA上显示一个弹跳的小球,其中包含MATLAB的相关仿真,和FPGA实现的代码。
    • FPGA计算器
      VHDL语言撰写的FPGA计算器,共FPGA课程实验参考使用
    • Xilinx FPGA
      Xilinx FPGAXilinx FPGA
    • 学习 FPGA 书籍分享
      废话不说了,下面进入正题,学习FPGA经历了这么几个阶段: ①、Verilog语言的学习,熟悉Verilog语言的各种语法。 ②、FPGA的学习,熟悉QuartusII软件的各种功能,各种逻辑算法设计,接口模块(RS232,LCD,VGA,SPI,...
    • fpga图书 fpga之道
      FPGA之道》是一本针对FPGA技术进行全面、深入讲解的书籍,内容涵盖了数字电路相关基础理论的介绍、FPGA芯片的构成及工作原理、FPGA项目开发的全流程追踪、主流HDL与HVL语法的详细讲解与阐述等,尤其是针对FPGA项目...
    • Xilinx FPGA教程大全
      FPGA工程设计高级研修班_Xilinx.pdf (30 MB) FPGA设计高级技巧_Xilinx.pdf (2.94 MB) Xilinx ROM使用中文教程.pdf (226.08 KB) Xilinx_FPGA_Digital_System_Design_Primer.pdf (7.02 MB) Xilinx_FPGA_...