VGA VHDL实例

  • q7_573482
    了解作者
  • C/C++
    开发工具
  • 2.3MB
    文件大小
  • zip
    文件格式
  • 0
    收藏次数
  • VIP专享
    资源类型
  • 0
    下载次数
  • 2022-02-24 11:19
    上传日期
VGA 时序介绍以及VHDL实例源代码,帮助大家学习VHDL语言有很大帮助,其中有一篇研究生论文为引用,希望大家不要随意粘贴他人内容。
VGA VHDL实例
  • vga
  • vga
  • 10.jpg
    21.3KB
  • 9.jpg
    13.6KB
  • 1.png
    44.5KB
  • VESA_VGA时序标准.pdf
    1020.6KB
  • fpga驱动vga接口的vhdl语言实现.doc
    40KB
  • VGA图像显示控制器设计.docx
    1.5MB
  • VHDL实现VGA接口设计.doc
    90.5KB
  • ~$ga驱动vga接口的vhdl语言实现.doc
    162B
内容介绍
<html xmlns="http://www.w3.org/1999/xhtml"> <head> <meta charset="utf-8"> <meta name="generator" content="pdf2htmlEX"> <meta http-equiv="X-UA-Compatible" content="IE=edge,chrome=1"> <link rel="stylesheet" href="https://static.pudn.com/base/css/base.min.css"> <link rel="stylesheet" href="https://static.pudn.com/base/css/fancy.min.css"> <link rel="stylesheet" href="https://static.pudn.com/prod/directory_preview_static/62fee7f05425817ffc679438/raw.css"> <script src="https://static.pudn.com/base/js/compatibility.min.js"></script> <script src="https://static.pudn.com/base/js/pdf2htmlEX.min.js"></script> <script> try{ pdf2htmlEX.defaultViewer = new pdf2htmlEX.Viewer({}); }catch(e){} </script> <title></title> </head> <body> <div id="sidebar" style="display: none"> <div id="outline"> </div> </div> <div id="pf1" class="pf w0 h0" data-page-no="1"><div class="pc pc1 w0 h0"><img class="bi x0 y0 w1 h1" alt="" src="https://static.pudn.com/prod/directory_preview_static/62fee7f05425817ffc679438/bg1.jpg"><div class="t m0 x1 h2 y1 ff1 fs0 fc0 sc0 ls0 ws0">VESA Display Monitor Timing Standard <span class="ff2 ls1 ws1">&#169;</span><span class="ls2 ws2">Copyright 1994-2004 Video Electr<span class="_ _0"></span>onics <span class="ls3 ws3">Standards Association Ver 1.<span class="ls4 ws4">0, Rev. 1.<span class="_ _0"></span>0 <span class="_ _1"> </span>Page 1 of 62 </span></span></span></div><div class="t m0 x2 h3 y2 ff1 fs1 fc0 sc0 ls1 ws1"> </div><div class="t m0 x3 h4 y3 ff3 fs2 fc0 sc0 ls1 ws1"> </div><div class="t m0 x4 h5 y4 ff1 fs3 fc0 sc0 ls1 ws1"> </div><div class="t m0 x1 h6 y5 ff3 fs4 fc0 sc0 ls1 ws1"> <span class="_ _2"> </span> <span class="_ _2"> </span> <span class="_ _2"> </span> <span class="_ _2"> </span> <span class="_ _2"> </span> <span class="_ _2"> </span> <span class="fs5 ls5 ws5">Monitor Timing Standard</span><span class="fs3"> </span></div><div class="t m0 x1 h7 y6 ff3 fs1 fc0 sc0 ls6 ws6">Video Electronics Standards Association<span class="ff1 ls1 ws1"> </span></div><div class="t m0 x1 h3 y7 ff1 fs1 fc0 sc0 ls7 ws7">920 Hillview Court, Suite 140 <span class="_ _3"> </span> <span class="ls8 ws8"> Phone: 408-957-9270 </span></div><div class="t m0 x1 h3 y8 ff1 fs1 fc0 sc0 ls8 ws9">Milpitas, CA 95035 <span class="_ _4"> </span> Fax: 408-<span class="_ _0"></span>957-9277 </div><div class="t m0 x1 h8 y9 ff1 fs6 fc0 sc0 ls1 ws1"> </div><div class="t m0 x5 h9 ya ff3 fs3 fc0 sc0 ls9 wsa">VESA and Industry Standards and Guidelines </div><div class="t m0 x5 h9 yb ff3 fs3 fc0 sc0 lsa wsb">for Computer Display Mo<span class="ls1 wsc">nitor Timing (DMT) </span></div><div class="t m0 x6 h9 yc ff3 fs3 fc0 sc0 lsb wsd">Version 1.0, Revision 10 </div><div class="t m0 x7 h9 yd ff3 fs3 fc0 sc0 lsc wse">October 29, 2004 </div><div class="t m0 x8 ha ye ff3 fs6 fc0 sc0 ls1 ws1"> </div><div class="t m0 x8 ha yf ff3 fs6 fc0 sc0 ls1 ws1"> </div><div class="t m0 x8 ha y10 ff3 fs6 fc0 sc0 ls1 ws1"> </div><div class="t m0 x9 hb y11 ff1 fs6 fc0 sc0 ls1 ws1"> <span class="_ _5"> </span><span class="fs7 lsd wsf">This document includes all current VESA <span class="lse ws10">Monitor Tim<span class="_ _0"></span>ing Standards &amp; Guidelines. </span></span></div><div class="t m0 xa hb y12 ff1 fs7 fc0 sc0 lsf ws11">'Guidelines' are subjected to th<span class="ls10 ws12">e sam<span class="_ _0"></span>e VESA review and approva<span class="lsd ws13">l process as 'Standards', but </span></span></div><div class="t m0 xa hb y13 ff1 fs7 fc0 sc0 ls11 ws14">are designated as 'Guidelines' to ease concerns <span class="ls12 ws15">on the p<span class="_ _6"></span>art<span class="_ _6"></span> of some<span class="_ _6"></span> VES<span class="_ _6"></span>A me<span class="_ _6"></span>mber<span class="_ _6"></span>s t<span class="_ _6"></span>hat<span class="_ _6"></span> VESA<span class="_ _6"></span> </span></div><div class="t m0 xa hb y14 ff1 fs7 fc0 sc0 ls13 ws16">is 'endorsing' these timing standards. 'Guideli<span class="_ _0"></span><span class="ws17">nes' designations are ty<span class="ls14 ws18">pically used for lower </span></span></div><div class="t m0 xa hb y15 ff1 fs7 fc0 sc0 ls15 ws19">resolutions or lower refresh <span class="ls16 ws1a">rates that are in common indus<span class="ls11 ws1b">try use in lower-performance </span></span></div><div class="t m0 xa hb y16 ff1 fs7 fc0 sc0 ls17 ws1c">systems. For reference, this document al<span class="ls13 ws1d">so includes a num<span class="_ _0"></span>ber of industry standard<span class="ls18 ws1e"> timings (de-</span></span></div><div class="t m0 xa hb y17 ff1 fs7 fc0 sc0 ls19 ws1f">facto standards) for the computer industry<span class="fs1 ls1a ws1">. </span></div><div class="t m0 x9 hb y18 ff1 fs7 fc0 sc0 lse ws20"> <span class="_ _7"> </span>This document is the primary m<span class="_ _0"></span>eans of dist<span class="ls1b">ribution for all VESA Mo<span class="ls16 ws21">nitor Timing Standards </span></span></div><div class="t m0 xa hb y19 ff1 fs7 fc0 sc0 ls15 ws22">and Guidelines. The standards and guidelines <span class="ls1 ws23">covered by this document are outlined on the </span></div><div class="t m0 xa hb y1a ff1 fs7 fc0 sc0 ls15 ws24">following page. </div><div class="t m0 x9 hb y1b ff1 fs7 fc0 sc0 ls1 ws1"> </div><div class="t m0 x9 hb y1c ff1 fs7 fc0 sc0 ls1 ws1"> </div><div class="t m0 x9 hb y1d ff1 fs7 fc0 sc0 ls1 ws1"> </div><div class="t m0 x9 hb y1e ff1 fs7 fc0 sc0 ls1 ws1"> </div><div class="t m0 x9 hb y1f ff1 fs7 fc0 sc0 ls1 ws1"> </div><div class="t m0 x9 hb y20 ff1 fs7 fc0 sc0 ls1 ws1"> </div><div class="t m0 x9 hb y21 ff1 fs7 fc0 sc0 ls1 ws1"> </div><div class="t m0 x1 h3 y22 ff1 fs1 fc0 sc0 ls1 ws1"> </div><div class="c xb y23 w2 hc"><div class="t m0 x0 hd y24 ff4 fs8 fc0 sc0 ls1 ws1">http://bbs.elecfans.com &#30005;&#23376;&#25216;&#26415;&#35770;&#22363; http://www.elecfans.com &#30005;&#23376;&#21457;&#28903;&#21451;</div></div></div><div class="pi" data-data='{"ctm":[1.568627,0.000000,0.000000,1.568627,0.000000,0.000000]}'></div></div> </body> </html>
评论
    相关推荐
    • VHDL语言100例详解
      VHDL语言100例详解,VHDL语言100例详解,VHDL语言100例详解,VHDL语言100例详解,VHDL语言100例详解,VHDL语言100例详解,VHDL语言100例详解,VHDL语言100例详解,VHDL语言100例详解,VHDL语言100例详解,VHDL语言...
    • VHDL密码锁
      VHDL,密码锁,课程作业的源代码。通过正确的密码输入来获得输出。只是简单的课后作业的解答。
    • VHDL uart
      VHDL uart 利用模块化设计 程序可读性强
    • VHDL按键设计
      课程设计代码VHDL相关设计!按键模块等一应俱全课程设计代码VHDL相关设计课程设计代码VHDL相关设计
    • VHDL源代码
      该源程序包括多个VHDL源程序代码:密码锁,看门狗,电梯调度,UART等等,内附解释文档,是大家学习的好东西
    • vhdl 滤波器源码
      使用VHDL语言编程实现滤波器设计,代码中主要是实现了低通滤波器的设计,大家可以根据源代码加以修改实现高通滤波器、带通滤波器等的设计
    • 计数器VHDL
      数字逻辑电路设计实验 用VHDL语言实现的计数器
    • VHDL实用教程
      本书比较系统地介绍了VHDL 的基本语言现象和实用技术全书以实用和可操作 为基点简洁而又不失完整地介绍了VHDL 基于EDA 技术的理论与实践方面的知识 其中包括VHDL 语句语法基础知识第1 章第7 章逻辑综合与编程...
    • VHDL频率计
      本程序为VHDL编写的频率计,测频范围从0.1Hz到1G (VHDL procedures for the preparation of the frequency meter, measuring frequency range from 0.1Hz to 1G)
    • Proteus7.12.rar
      Proteus7.12完美破解版.rar电路仿真软件很好用可以仿真单片数字模拟电路