litescope:占地面积小且可配置的嵌入式FPGA逻辑分析仪

  • K9_813027
    了解作者
  • 174.1KB
    文件大小
  • zip
    文件格式
  • 0
    收藏次数
  • VIP专享
    资源类型
  • 0
    下载次数
  • 2022-04-04 22:03
    上传日期
__ _ __ ____ / / (_) /____ / __/______ ___ ___ / /__/ / __/ -_)\ \/ __/ _ \/ _ \/ -_) /____/_/\__/\__/___/\__/\___/ .__/\__/ /_/ Copyright 2015-2020 / EnjoyDigital A small footprint
litescope-master.zip
内容介绍
``` __ _ __ ____ / / (_) /____ / __/______ ___ ___ / /__/ / __/ -_)\ \/ __/ _ \/ _ \/ -_) /____/_/\__/\__/___/\__/\___/ .__/\__/ /_/ Copyright 2015-2020 / EnjoyDigital A small footprint and configurable Logic Analyzer core powered by Migen & LiteX ``` [![](https://github.com/enjoy-digital/litescope/workflows/ci/badge.svg)](https://github.com/enjoy-digital/litescope/actions) ![License](https://img.shields.io/badge/License-BSD%202--Clause-orange.svg) [> Intro -------- LiteScope provides a small footprint and configurable embedded logic analyzer that you can use in your FPGA and aims to provide a free, portable and flexible alternative to vendor's solutions! LiteScope is part of LiteX libraries whose aims are to lower entry level of complex FPGA cores by providing simple, elegant and efficient implementations of components used in today's SoC such as Ethernet, SATA, PCIe, SDRAM Controller... Using Migen to describe the HDL allows the core to be highly and easily configurable. LiteScope can be used as LiteX library or can be integrated with your standard design flow by generating the verilog rtl that you will use as a standard core. [> Features ----------- - IO peek and poke with LiteScopeIO. - Logic analyser with LiteScopeAnalyzer: - Subsampling. - Data storage in Block RAM. - Configurable triggers. - Bridges: - UART <--> Wishbone (provided by LiteX) - Ethernet <--> Wishbone ("Etherbone") (provided by LiteEth) - PCIe <--> Wishbone (provided by LitePCIe) - Exports formats: .vcd, .sr(sigrok), .csv, .py, etc... [> Proven --------- LiteScope has already been used to investigate issues on several commercial or open-source designs. [> Possible improvements ------------------------ - add standardized interfaces (AXI, Avalon-ST) - add protocols analyzers - add signals injection/generation - add storage in DRAM - add storage in HDD with LiteSATA core - ... See below Support and consulting :) If you want to support these features, please contact us at florent [AT] enjoy-digital.fr. [> Getting started ------------------ 1. Install Python 3.6+ and FPGA vendor's development tools. 2. Install LiteX and the cores by following the LiteX's wiki [installation guide](https://github.com/enjoy-digital/litex/wiki/Installation). 3. You can find examples of integration of the core with LiteX in LiteX-Boards and in the examples directory. [> Tests -------- Unit tests are available in ./test/. To run all the unit tests: ```sh $ ./setup.py test ``` Tests can also be run individually: ```sh $ python3 -m unittest test.test_name ``` [> License ---------- LiteScope is released under the very permissive two-clause BSD license. Under the terms of this license, you are authorized to use LiteScope for closed-source proprietary designs. Even though we do not require you to do so, those things are awesome, so please do them if possible: - tell us that you are using LiteScope - cite LiteScope in publications related to research it has helped - send us feedback and suggestions for improvements - send us bug reports when something goes wrong - send us the modifications and improvements you have done to LiteScope. [> Support and consulting ------------------------- We love open-source hardware and like sharing our designs with others. LiteScope is developed and maintained by EnjoyDigital. If you would like to know more about LiteScope or if you are already a happy user and would like to extend it for your needs, EnjoyDigital can provide standard commercial support as well as consulting services. So feel free to contact us, we'd love to work with you! (and eventually shorten the list of the possible improvements :) [> Contact ---------- E-mail: florent [AT] enjoy-digital.fr
评论
    相关推荐
    • CANopenNode:CANopen 协议栈
      CANopen 是国际标准化 (EN 50325-4) ( ) 更高层协议,用于建立在 CAN 之上的嵌入式控制系统。 有关 CANopen 的更多信息,请 CANopenNode 是用 ANSI C 以面向对象的方式编写的。 它在不同的微控制器上运行,作为...
    • 2015-embedded-summber-note:我从2015年Jserv的Jserv中学到的笔记
      2015 嵌入式系统暑期课程学习笔记 这是我去修jserv所开的2015嵌入式系统暑期课程的学习笔记,目前正在整理中原始资讯请见 为什么不全部写在hackpad? 因为我觉得他不好用…..Orz…. 这份文建会尽可能和我的hackpad ...
    • 嵌入式虚拟机CarpVM.zip
      CarpVM 是一个用 C 语言编写的小型虚拟机。可以嵌入在应用程序中使用。 包含的指令集有: HALT (code): Halts and attempts to clean up stack, data memory, and label memory before exiting with given exit ...
    • Digital Logic Design:数字电路设计与仿真-开源
      教师可以将此软件整合到他们的课程中,例如“数字逻辑与计算机设计”,“计算机体系结构”,“计算机组织”和“嵌入式系统”。 在该软件中,可以使用图形组件设计电路,也可以以乘积和布尔形式输入电路。
    • 磨砂:磨砂:适用于小型嵌入式设备的免费POSIX OS
      磨砂 :snowman_without_snow: 我们搬到了gitlab! 请访问和新家! 再见! 磨砂的开发团队
    • embgit:适用于电子应用程序的嵌入式Git
      Embgit是go中最小的git客户端。 它的主要目标是: 胖二进制,无依赖 支持所有主要平台 克隆,添加,提交,推送 使用ssh-keys进行识别 特征 git克隆 git添加 git提交 git推 替代ssh-key的选项 建立 建立 跨...
    • Embeded-System:课程作业
      实时嵌入式系统 ####内容-1。 项目介绍-2。 设备-3。 工作原理-3.1实现原理-3.2部分截图-4。 最终代码-5。 社交媒体和git-hub链接-6。 参考
    • 嵌入式面试简历模板
      本人校招简历,经过一个月时间打磨,经过校招验证,结果证明,该简历的效果还是不错的,简历通过筛选的概率大于90%。
    • HW 嵌入式 LiteOS 源码
      华为嵌入式系统OS源码,想学习的人可以下载,嵌入式各种编译平台都可以使用
    • GaussDB_100_1.0.1-DATABASE-REDHAT-64bit.tar.gz
      guassdb100在redhat上安装包,单机部署的包,安装步骤请看我的文中介绍,经过大量实验搭建总结出来的文档