Backplane Design

  • D2_626461
    了解作者
  • 1.9MB
    文件大小
  • rar
    文件格式
  • 0
    收藏次数
  • VIP专享
    资源类型
  • 0
    下载次数
  • 2022-04-11 09:00
    上传日期
Backplane Design guide。非常详细的底板设计资料,覆盖设计需要考虑的各方面。便于学习和收藏。
Backplane Design.rar
  • Backplane Design
  • GTLP IncidentWave Switching and Throughput.pdf
    219.5KB
  • BackplaneDesign-Section4.pdf
    230.7KB
  • SignalIntegrity Bandwidth and BackplaneTermination.pdf
    170.8KB
  • BackplaneDesign-Section9.pdf
    246.3KB
  • BackplaneDesign-Section5.pdf
    260.3KB
  • BackplaneDesign-Section2.pdf
    122.9KB
  • BackplaneDesign-Section3.pdf
    160KB
  • BackplaneDesign-Section7.pdf
    460.9KB
  • BackplaneDesign-Section6.pdf
    211.7KB
  • BackplaneDesign-Section8.pdf
    82KB
  • BackplaneDesign-Section1.pdf
    32.8KB
内容介绍
<html xmlns="http://www.w3.org/1999/xhtml"> <head> <meta charset="utf-8"> <meta name="generator" content="pdf2htmlEX"> <meta http-equiv="X-UA-Compatible" content="IE=edge,chrome=1"> <link rel="stylesheet" href="https://static.pudn.com/base/css/base.min.css"> <link rel="stylesheet" href="https://static.pudn.com/base/css/fancy.min.css"> <link rel="stylesheet" href="https://static.pudn.com/prod/directory_preview_static/625389886caf5961929ff2ca/raw.css"> <script src="https://static.pudn.com/base/js/compatibility.min.js"></script> <script src="https://static.pudn.com/base/js/pdf2htmlEX.min.js"></script> <script> try{ pdf2htmlEX.defaultViewer = new pdf2htmlEX.Viewer({}); }catch(e){} </script> <title></title> </head> <body> <div id="sidebar" style="display: none"> <div id="outline"> </div> </div> <div id="pf1" class="pf w0 h0" data-page-no="1"><div class="pc pc1 w0 h0"><img class="bi x0 y0 w1 h1" alt="" src="https://static.pudn.com/prod/directory_preview_static/625389886caf5961929ff2ca/bg1.jpg"><div class="t m0 x1 h2 y1 ff1 fs0 fc0 sc0 ls0 ws0">&#169; 2002<span class="_ _0"></span> Fairch<span class="_ _0"></span>ild Semi<span class="_ _0"></span>conductor <span class="_ _0"></span>Corpor<span class="_ _0"></span>ation<span class="_ _1"> </span>MS500<span class="_ _0"></span>737<span class="_ _2"> </span>www.fairchildse<span class="_ _0"></span>mi.com</div><div class="t m0 x2 h2 y2 ff1 fs0 fc0 sc0 ls1 ws1">Marc<span class="_ _0"></span>h 2002</div><div class="t m0 x2 h2 y3 ff1 fs0 fc0 sc0 ls2 ws2">Revised Ma<span class="_ _0"></span>rch 2002</div><div class="t m1 x3 h3 y4 ff2 fs1 fc0 sc0 ls3 ws3"> Section 7 - Backplane T<span class="_ _3"></span>ransceiver T<span class="_ _4"></span>echnologies Backplane Designer&#8217;<span class="_ _5"></span>s Guide</div><div class="t m0 x4 h4 y5 ff2 fs2 fc0 sc0 ls4 ws4">Section 7 - <span class="_ _5"></span>Backplane T<span class="_ _4"></span>ransceiver T<span class="_ _4"></span>echnologies</div><div class="t m0 x5 h4 y6 ff3 fs2 fc0 sc0 ls5 ws5">Backplane Designer<span class="_ _0"></span><span class="ff2 ls6 ws6">&#8217;<span class="_ _5"></span><span class="ff3 ls7 ws7">s Guide</span></span></div><div class="t m0 x6 h2 y7 ff1 fs0 fc0 sc0 ls8 ws8">Many inte<span class="_ _0"></span>grated cir<span class="_ _0"></span>cuit manu<span class="_ _0"></span>factures supp<span class="_ _0"></span>ly transcei<span class="_ _0"></span>ver techno<span class="_ _0"></span>logies that ar<span class="_ _0"></span>e designe<span class="_ _0"></span>d primar<span class="_ _0"></span>ily for backpla<span class="_ _0"></span>nes with s<span class="_ _0"></span>pe-</div><div class="t m0 x6 h2 y8 ff1 fs0 fc0 sc0 ls9 ws9">cific param<span class="_ _0"></span>eters in<span class="_ _0"></span> mind. One d<span class="_ _0"></span>evice tech<span class="_ _0"></span>nology m<span class="_ _0"></span>ight foc<span class="_ _0"></span>us on low p<span class="_ _0"></span>ower consum<span class="_ _0"></span>ption an<span class="_ _0"></span>d anot<span class="_ _0"></span>her on high<span class="_ _0"></span> speed.<span class="_ _0"></span> There</div><div class="t m0 x6 h2 y9 ff1 fs0 fc0 sc0 lsa wsa">are also<span class="_ _0"></span> technologi<span class="_ _0"></span>es that t<span class="_ _0"></span>ry to offer a co<span class="_ _0"></span>mplete<span class="_ _0"></span> solution<span class="_ _0"></span> by address<span class="_ _0"></span>ing each<span class="_ _0"></span> and ever<span class="_ _0"></span>y backpla<span class="_ _0"></span>ne issue.</div><div class="t m0 x6 h2 ya ff1 fs0 fc0 sc0 lsb wsb">A large <span class="_ _0"></span>part of b<span class="_ _0"></span>ackplane d<span class="_ _0"></span>esign is focu<span class="_ _0"></span>sed on wh<span class="_ _0"></span>ich device te<span class="_ _0"></span>chnology b<span class="_ _0"></span>est suits the<span class="_ _0"></span> design<span class="_ _0"></span>. This section <span class="_ _0"></span>serves a<span class="_ _0"></span>s a</div><div class="t m0 x6 h2 yb ff1 fs0 fc0 sc0 lsc wsc">guide to ch<span class="_ _0"></span>oosing a<span class="_ _0"></span>mong <span class="_ _0"></span>the follow<span class="_ _0"></span>ing backpl<span class="_ _0"></span>ane trans<span class="_ _0"></span>ceiver te<span class="_ _0"></span>chnolog<span class="_ _0"></span>ies: </div><div class="t m0 x6 h2 yc ff1 fs0 fc0 sc0 lsd wsd">&#8226;<span class="_ _6"> </span>Transistor-t<span class="_ _0"></span>ransistor<span class="_ _0"></span> logic (TTL<span class="_ _0"></span>)-based: A<span class="_ _0"></span>dvanced B<span class="_ _0"></span>iCMOS T<span class="_ _3"></span>echno<span class="_ _0"></span>logy (ABT<span class="_ _0"></span>), Low V<span class="_ _5"></span>oltage<span class="_ _0"></span> T<span class="_ _4"></span>echn<span class="_ _0"></span>ology (LVT), and Fast</div><div class="t m0 x7 h2 yd ff1 fs0 fc0 sc0 lse wse">CMOS T<span class="_ _3"></span>echnology <span class="_ _0"></span>(FCT). These <span class="_ _0"></span>three technologies r<span class="_ _0"></span>epresent fam<span class="_ _0"></span>ilies that are<span class="_ _0"></span> suited for mod<span class="_ _0"></span>erately loaded b<span class="_ _0"></span>ack-</div><div class="t m0 x7 h2 ye ff1 fs0 fc0 sc0 lsf ws6">planes.</div><div class="t m0 x6 h2 yf ff1 fs0 fc0 sc0 ls0 wsf">&#8226;<span class="_ _6"> </span>Differenti<span class="_ _0"></span>al technol<span class="_ _0"></span>ogies: Emi<span class="_ _0"></span>tter Coupl<span class="_ _0"></span>ed Logic (EC<span class="_ _0"></span>L) and Low Voltage Differential<span class="_ _0"></span> Signalin<span class="_ _0"></span>g (L<span class="_ _3"></span>V<span class="_ _0"></span>DS). These<span class="_ _0"></span> are differ-</div><div class="t m0 x7 h2 y10 ff1 fs0 fc0 sc0 ls10 ws10">entia<span class="_ _0"></span>l signal alte<span class="_ _0"></span>rnative<span class="_ _0"></span>s to TT<span class="_ _0"></span>L solutio<span class="_ _0"></span>ns that can<span class="_ _0"></span> achieve<span class="_ _0"></span> higher<span class="_ _0"></span> backplane f<span class="_ _0"></span>reque<span class="_ _0"></span>ncies.</div><div class="t m0 x6 h2 y11 ff1 fs0 fc0 sc0 ls11 ws11">&#8226;<span class="_ _6"> </span>Gunni<span class="_ _0"></span>ng Transceiver Lo<span class="_ _0"></span>gic Plus <span class="_ _0"></span>(GTLP) <span class="_ _0"></span>standard, <span class="_ _0"></span>derived<span class="_ _0"></span> from t<span class="_ _0"></span>he JEDEC <span class="_ _0"></span>GTL sta<span class="_ _0"></span>ndard. Whe<span class="_ _0"></span>n comp<span class="_ _0"></span>ared to ot<span class="_ _0"></span>her</div><div class="t m0 x7 h2 y12 ff1 fs0 fc0 sc0 ls12 ws12">availab<span class="_ _0"></span>le techn<span class="_ _0"></span>ologies, <span class="_ _0"></span>this type<span class="_ _0"></span> is capab<span class="_ _0"></span>le of dr<span class="_ _0"></span>iving hea<span class="_ _0"></span>vily loa<span class="_ _0"></span>ded backpl<span class="_ _0"></span>anes.</div><div class="t m0 x6 h5 y13 ff3 fs3 fc0 sc0 ls13 ws13">Section Ref<span class="_ _5"></span>erence</div><div class="t m0 x6 h2 y14 ff1 fs0 fc0 sc0 ls12 ws12">This sect<span class="_ _0"></span>ion pre<span class="_ _0"></span>sents inf<span class="_ _0"></span>ormation co<span class="_ _0"></span>vering:</div><div class="t m0 x6 h2 y15 ff1 fs0 fc0 sc0 ls10 ws10">&#8226;<span class="_ _6"> </span>Backplan<span class="_ _0"></span>e tran<span class="_ _0"></span>sceiver techn<span class="_ _0"></span>ologies</div><div class="t m0 x6 h2 y16 ff1 fs0 fc0 sc0 ls14 ws6">&#8226;P<span class="_ _7"></span>e<span class="_ _7"></span>r<span class="_ _7"></span>f<span class="_ _7"></span>o<span class="_ _7"></span>r<span class="_ _7"></span>m<span class="_ _7"></span>a<span class="_ _7"></span>n<span class="_ _7"></span>c<span class="_ _7"></span>e</div><div class="t m0 x6 h2 y17 ff1 fs0 fc0 sc0 ls14 ws6">&#8226;F<span class="_ _7"></span>e<span class="_ _7"></span>a<span class="_ _7"></span>t<span class="_ _7"></span>u<span class="_ _7"></span>r<span class="_ _7"></span>e<span class="_ _7"></span>s</div><div class="t m0 x6 h2 y18 ff1 fs0 fc0 sc0 ls6 ws6">&#8226;<span class="_ _6"> </span>Drawbacks</div><div class="t m0 x6 h2 y19 ff1 fs0 fc0 sc0 ls15 ws6">&#8226;<span class="_ _6"> </span>Com<span class="_ _5"></span>par<span class="_ _5"></span>ison<span class="_ _5"></span>s</div><div class="t m0 x8 h6 y1a ff3 fs0 fc0 sc0 ls16 ws14">Secti<span class="_ _0"></span>on<span class="_ _8"> </span>Secti<span class="_ _0"></span>on Title<span class="_ _9"> </span>Con<span class="_ _0"></span>tents</div><div class="t m0 x9 h2 y1b ff1 fs0 fc0 sc0 ls17 ws6">1<span class="_ _a"> </span>Intro<span class="_ _0"></span>duction</div><div class="t m0 xa h2 y1c ff1 fs0 fc0 sc0 ls12 ws12">Applica<span class="_ _0"></span>tion deman<span class="_ _0"></span>ds, bas<span class="_ _0"></span>ic backpl<span class="_ _0"></span>ane cons<span class="_ _0"></span>ideration<span class="_ _0"></span>s, </div><div class="t m0 xa h2 y1d ff1 fs0 fc0 sc0 ls8 ws15">and how<span class="_ _0"></span> to use th<span class="_ _0"></span>is guide.</div><div class="t m0 x9 h2 y1e ff1 fs0 fc0 sc0 ls18 ws16">2<span class="_ _b"> </span>Backplane<span class="_ _0"></span> Protoco<span class="_ _0"></span>ls</div><div class="t m0 xa h2 y1f ff1 fs0 fc0 sc0 ls19 ws17">Des<span class="_ _5"></span>crip<span class="_ _5"></span>tion<span class="_ _5"></span>s of<span class="_ _5"></span> dif<span class="_ _5"></span>fe<span class="_ _5"></span>ren<span class="_ _5"></span>t ba<span class="_ _5"></span>ckpl<span class="_ _5"></span>ane bu<span class="_ _5"></span>s pr<span class="_ _5"></span>oto<span class="_ _5"></span>cols<span class="_ _5"></span>, </div><div class="t m0 xa h2 y20 ff1 fs0 fc0 sc0 ls19 ws17">inc<span class="_ _5"></span>ludi<span class="_ _5"></span>ng PC<span class="_ _5"></span>I-<span class="_ _5"></span> and VM<span class="_ _5"></span>E-ba<span class="_ _5"></span>sed<span class="_ _5"></span> pro<span class="_ _5"></span>toco<span class="_ _5"></span>ls.</div><div class="t m0 x9 h2 y21 ff1 fs0 fc0 sc0 ls1a ws18">3<span class="_ _c"> </span>Backplane<span class="_ _0"></span> Architectu<span class="_ _0"></span>re</div><div class="t m0 xa h2 y22 ff1 fs0 fc0 sc0 ls18 ws16">T<span class="_ _3"></span>opics releva<span class="_ _0"></span>nt to backp<span class="_ _0"></span>lane con<span class="_ _0"></span>figuration, <span class="_ _0"></span>includi<span class="_ _0"></span>ng parall<span class="_ _0"></span>el versus<span class="_ _0"></span> </div><div class="t m0 xa h2 y21 ff1 fs0 fc0 sc0 ls8 ws15">serial co<span class="_ _0"></span>nfigura<span class="_ _0"></span>tion and di<span class="_ _0"></span>fferent conf<span class="_ _0"></span>iguratio<span class="_ _0"></span>n topo<span class="_ _0"></span>logies an<span class="_ _0"></span>d timing<span class="_ _0"></span> </div><div class="t m0 xa h2 y23 ff1 fs0 fc0 sc0 ls1a ws6">architectur<span class="_ _0"></span>es</div><div class="t m0 x9 h2 y24 ff1 fs0 fc0 sc0 ls9 ws9">4<span class="_ _d"> </span>Backplan<span class="_ _0"></span>e Design<span class="_ _0"></span> Consi<span class="_ _0"></span>derations</div><div class="t m0 xa h2 y25 ff1 fs0 fc0 sc0 ls1b ws6">Issues releva<span class="_ _0"></span>nt to backp<span class="_ _0"></span>lane layo<span class="_ _0"></span>ut, inclu<span class="_ _0"></span>ding distri<span class="_ _0"></span>buted </div><div class="t m0 xa h2 y24 ff1 fs0 fc0 sc0 ls1a ws18">capacitance<span class="_ _0"></span>, transm<span class="_ _0"></span>ission line<span class="_ _0"></span> effect, stub l<span class="_ _0"></span>ength, ter<span class="_ _0"></span>mination, a<span class="_ _0"></span>nd </div><div class="t m0 xa h2 y26 ff1 fs0 fc0 sc0 ls0 ws6">throughp<span class="_ _0"></span>ut.</div><div class="t m0 x9 h2 y27 ff1 fs0 fc0 sc0 ls6 ws6">5</div><div class="t m0 xb h2 y28 ff1 fs0 fc0 sc0 ls1c ws19">Backplane Signal Driving</div><div class="t m0 xc h2 y29 ff1 fs0 fc0 sc0 ls17 ws1a">and Con<span class="_ _0"></span>ditioning</div><div class="t m0 xa h2 y2a ff1 fs0 fc0 sc0 ls8 ws15">Signal<span class="_ _0"></span> driving <span class="_ _0"></span>and condi<span class="_ _0"></span>tioning<span class="_ _0"></span>, including<span class="_ _0"></span> power<span class="_ _0"></span> consumpti<span class="_ _0"></span>on, </div><div class="t m0 xa h2 y27 ff1 fs0 fc0 sc0 ls12 ws12">rise/fall t<span class="_ _0"></span>ime, pr<span class="_ _0"></span>opagat<span class="_ _0"></span>ion dela<span class="_ _0"></span>y<span class="_ _3"></span>, fl<span class="_ _0"></span>ight tim<span class="_ _0"></span>e, device<span class="_ _0"></span> drive, pi<span class="_ _0"></span>n </div><div class="t m0 xa h2 y2b ff1 fs0 fc0 sc0 ls1d ws1b">conditioning, live insertion<span class="_ _0"></span>, and incident wave switching.</div><div class="t m0 x9 h2 y2c ff1 fs0 fc0 sc0 ls6 ws6">6</div><div class="t m0 xd h2 y2d ff1 fs0 fc0 sc0 ls1e ws1c">Noise, Cross-talk, Jitter, </div><div class="t m0 xe h2 y2e ff1 fs0 fc0 sc0 ls1f ws1d">Skew an<span class="_ _0"></span>d EM<span class="_ _0"></span>I</div><div class="t m0 xa h2 y2d ff1 fs0 fc0 sc0 ls20 ws1e">A review o<span class="_ _0"></span>f the e<span class="_ _0"></span>nemies of si<span class="_ _0"></span>gnal in<span class="_ _0"></span>tegrity and<span class="_ _0"></span> high fr<span class="_ _0"></span>equency.</div><div class="t m0 x9 h6 y2f ff3 fs0 fc0 sc0 ls21 ws1f">7<span class="_ _e"> </span>T<span class="_ _3"></span>ransceiv<span class="_ _5"></span>er T<span class="_ _3"></span>ech<span class="_ _5"></span>nolo<span class="_ _5"></span>gies</div><div class="t m0 xa h6 y30 ff3 fs0 fc0 sc0 ls8 ws15">Detailed <span class="_ _0"></span>informati<span class="_ _0"></span>on abo<span class="_ _0"></span>ut the f<span class="_ _0"></span>ollowing te<span class="_ _0"></span>chnolo<span class="_ _0"></span>gies: </div><div class="t m0 xa h6 y31 ff3 fs0 fc0 sc0 ls22 ws20">TTL-ba<span class="_ _5"></span>sed<span class="_ _5"></span> (ABT<span class="_ _4"></span>, FCT<span class="_ _4"></span>, and L<span class="_ _3"></span>VT); ECL; a<span class="_ _5"></span>nd GTL<span class="_ _5"></span>P<span class="_ _4"></span>.</div><div class="t m0 x9 h2 y32 ff1 fs0 fc0 sc0 ls0 ws0">8<span class="_ _f"> </span>Mechani<span class="_ _0"></span>cal Consi<span class="_ _0"></span>derati<span class="_ _0"></span>ons</div><div class="t m0 xa h2 y33 ff1 fs0 fc0 sc0 ls1a ws18">Informatio<span class="_ _0"></span>n abou<span class="_ _0"></span>t mechanica<span class="_ _0"></span>l conside<span class="_ _0"></span>rations <span class="_ _0"></span>such as backp<span class="_ _0"></span>lane </div><div class="t m0 xa h2 y34 ff1 fs0 fc0 sc0 ls23 ws21">chassis/cages<span class="_ _0"></span> and co<span class="_ _0"></span>nnectors.</div><div class="t m0 x9 h2 y35 ff1 fs0 fc0 sc0 lsc wsc">9<span class="_ _10"> </span>Layout C<span class="_ _0"></span>onsidera<span class="_ _0"></span>tions</div><div class="t m0 xa h2 y36 ff1 fs0 fc0 sc0 ls18 ws16">Physical l<span class="_ _0"></span>ayout of th<span class="_ _0"></span>e receiver <span class="_ _0"></span>and dr<span class="_ _0"></span>iver car<span class="_ _0"></span>ds plugged <span class="_ _0"></span>into the<span class="_ _0"></span> </div><div class="t m0 xa h2 y35 ff1 fs0 fc0 sc0 lsa wsa">backplane, <span class="_ _0"></span>primar<span class="_ _0"></span>ily focusing<span class="_ _0"></span> on con<span class="_ _0"></span>struction<span class="_ _0"></span> of the ph<span class="_ _0"></span>ysical la<span class="_ _0"></span>yer </div><div class="t m0 xa h2 y37 ff1 fs0 fc0 sc0 lsa wsa">and the co<span class="_ _0"></span>nfigura<span class="_ _0"></span>tion of <span class="_ _0"></span>the devices t<span class="_ _0"></span>hat com<span class="_ _0"></span>prise the ca<span class="_ _0"></span>rds.</div></div><div class="pi" data-data='{"ctm":[1.568627,0.000000,0.000000,1.568627,0.000000,0.000000]}'></div></div> </body> </html>
评论
    相关推荐
    • FreeMaker IDE
      FreeMarker的Eclipse插件,可以高亮显示FTL标签,提示语法错误,以及智能提示!
    • selenium ide
      selenium ide下载,fire path
    • IDE设置
      IDE设置
    • FreeMaker IDE
      FreeMaker IDE FreeMaker IDE
    • silabs ide
      用于调试51F023的软件 可以与CE3配套使用
    • ide
      ide
    • ide
      ide
    • IDE Factory
      【名称】IDE Factory 【作用】Flex Builder的AS3开发插件,主要用于生成Geter and Setter 、Format code...etc 【版本】Beta2 1.05(2008.12.20 最新) 【官网】开代理访问 www.idefactory.com 【已知Bug】 根据...
    • SiLabs IDE
      新华龙公司特别为C8051系列开发的编译软件IDE,界面很直观,非常好用!
    • Perl IDE
      一个Perl的程序设计器。