登录

Jetson_TX1_TX2_硬件开发资料.zip

硬件开发深度学习
  • z8_267271
    了解作者
  • 70.6MB
    文件大小
  • zip
    文件格式
  • 0
    收藏次数
  • VIP专享
    资源类型
  • 0
    下载次数
  • 2022-06-10 05:05
    上传日期
原理图-pcb，NVIDIA TX1 TX2是深度学习和智能硬件领域非常好的开发平台，这里提供硬件原理图和PCB布局图等开发资料，供开发者学习、使用
Jetson_TX1_TX2_硬件开发资料.zip
  • Jetson_TX1_TX2_硬件开发资料-原理图-pcb
  • Jetson_TX1_TX2_Developer_Kit_Carrier_Board_Design_Files_B04
  • P2597_B04_OrCAD_schematics.pdf
    1.2MB
  • P2597_B04_OrCAD_schematic_design_files.zip
    4.1MB
  • P2597_B04_Gerber_files.zip
    2.5MB
  • P2597_B04_Allegro_layout.brd
    25.7MB
  • P2597_B04_PCB_assembly_drawing.pdf
    103.5KB
  • P2597_B02_mechanical_assembly_drawing.pdf
    973.5KB
  • P2597_B04_Concept_schematic_design_files.zip
    7.2MB
  • P2597_B04_Allegro_layout_ascii_extract.zip
    3.1MB
  • P2597_B04_PCB_stackup.pdf
    221.8KB
  • P2597_B04_Concept_schematics.pdf
    1.2MB
  • P2597_B04_ValorODB_database.tgz
    7.7MB
  • Jetson_TX1_TX2_Developer_Kit_Carrier_Board_Design_Files_B04
  • P2597_B04_OrCAD_schematics.pdf
    1.2MB
  • P2597_B04_OrCAD_schematic_design_files.zip
    4.1MB
  • P2597_B04_Gerber_files.zip
    2.5MB
  • P2597_B04_Allegro_layout.brd
    25.7MB
  • P2597_B04_PCB_assembly_drawing.pdf
    103.5KB
  • P2597_B02_mechanical_assembly_drawing.pdf
    973.5KB
  • P2597_B04_Concept_schematic_design_files.zip
    7.2MB
  • P2597_B04_Allegro_layout_ascii_extract.zip
    3.1MB
  • P2597_B04_PCB_stackup.pdf
    221.8KB
  • P2597_B04_Concept_schematics.pdf
    1.2MB
  • P2597_B04_ValorODB_database.tgz
    7.7MB
内容介绍
<html xmlns="http://www.w3.org/1999/xhtml"><head><meta charset="utf-8"><meta name="generator" content="pdf2htmlEX"><meta http-equiv="X-UA-Compatible" content="IE=edge,chrome=1"><link rel="stylesheet" href="https://csdnimg.cn/release/download_crawler_static/css/base.min.css"><link rel="stylesheet" href="https://csdnimg.cn/release/download_crawler_static/css/fancy.min.css"><link rel="stylesheet" href="https://csdnimg.cn/release/download_crawler_static/11805013/raw.css"><script src="https://csdnimg.cn/release/download_crawler_static/js/compatibility.min.js"></script><script src="https://csdnimg.cn/release/download_crawler_static/js/pdf2htmlEX.min.js"></script><script>try{pdf2htmlEX.defaultViewer = new pdf2htmlEX.Viewer({});}catch(e){}</script><title></title></head><body><div id="sidebar" style="display: none"><div id="outline"></div></div><div id="pf1" class="pf w0 h0" data-page-no="1"><div class="pc pc1 w0 h0"><img class="bi x0 y0 w1 h1" alt="" src="https://csdnimg.cn/release/download_crawler_static/11805013/bg1.jpg"><div class="t m0 x1 h2 y1 ff1 fs0 fc0 sc0 ls0 ws0">5</div><div class="t m1 x2 h3 y2 ff1 fs1 fc0 sc0 ls0 ws0">Page</div><div class="t m1 x3 h3 y3 ff1 fs1 fc0 sc0 ls0 ws0">Description</div><div class="t m2 x4 h4 y4 ff1 fs2 fc0 sc0 ls0 ws0">NVIDIA CORPORATION</div><div class="t m2 x5 h2 y5 ff1 fs0 fc0 sc0 ls0 ws0">PAGE</div><div class="t m3 x4 h5 y6 ff1 fs3 fc0 sc0 ls0 ws0">NV_PN</div><div class="t m0 x4 h2 y7 ff1 fs0 fc0 sc0 ls0 ws0">SANTA CLARA, CA 95050, USA</div><div class="t m0 x4 h2 y8 ff1 fs0 fc0 sc0 ls0 ws0">2701 SAN TOMAS EXPRESSW<span class="_ _0"> </span>AY</div><div class="t m0 x4 h2 y5 ff1 fs0 fc0 sc0 ls0 ws0">PCB REV</div><div class="t m0 x6 h2 y9 ff1 fs0 fc0 sc0 ls0 ws0">ALL NVIDIA DESIGN S<span class="_ _1"></span>PECIFICATIONS, <span class="_ _1"></span>REFERENCE SPECIFICATIONS,<span class="_ _1"></span> REFERENCE BOARDS, FILES<span class="_ _1"></span>, DRAW<span class="_ _1"></span>INGS, <span class="_ _1"></span>DIAGNOSTICS, LISTS <span class="_ _1"></span>AND OTHER DOCUMENTS OR INFORM<span class="_ _2"></span>ATION (TOGETHER AND SEPARATE<span class="_ _1"></span>LY, 'MATERIALS') ARE B<span class="_ _1"></span>EING PROVIDED 'AS <span class="_ _1"></span>IS'. THE <span class="_ _1"></span>MATERIALS MAY</div><div class="t m0 x7 h2 ya ff1 fs0 fc0 sc0 ls0 ws0">D</div><div class="t m0 x5 h2 yb ff1 fs0 fc0 sc0 ls0 ws0">DATE</div><div class="t m0 x8 h2 yc ff1 fs0 fc0 sc0 ls0 ws0">ASSEMBLY</div><div class="t m0 x8 h2 yd ff1 fs0 fc0 sc0 ls0 ws0">PAGE DETAIL</div><div class="t m0 x1 h2 ye ff1 fs0 fc0 sc0 ls0 ws0">1</div><div class="t m0 x9 h2 yf ff1 fs0 fc0 sc0 ls0 ws0">E<span class="_ _3"></span>C</div><div class="t m0 xa h2 ya ff1 fs0 fc0 sc0 ls0 ws0">H<span class="_ _4"></span>G<span class="_ _4"></span>F<span class="_ _4"></span>E<span class="_ _3"></span>C</div><div class="t m0 xb h2 y10 ff1 fs0 fc0 sc0 ls0 ws0">3</div><div class="t m0 xb h2 y11 ff1 fs0 fc0 sc0 ls0 ws0">4</div><div class="t m0 xb h2 y1 ff1 fs0 fc0 sc0 ls0 ws0">5</div><div class="t m0 xc h2 yf ff1 fs0 fc0 sc0 ls0 ws0">A<span class="_ _5"> </span>B<span class="_ _6"> </span>D<span class="_ _6"> </span>F<span class="_ _6"> </span>H</div><div class="t m0 x1 h2 y11 ff1 fs0 fc0 sc0 ls0 ws0">4</div><div class="t m0 x1 h2 y10 ff1 fs0 fc0 sc0 ls0 ws0">3</div><div class="t m0 x1 h2 y12 ff1 fs0 fc0 sc0 ls0 ws0">2</div><div class="t m0 xc h2 ya ff1 fs0 fc0 sc0 ls0 ws0">A<span class="_ _5"> </span>B</div><div class="t m1 xd h3 y2 ff1 fs1 fc0 sc0 ls0 ws0">Description</div><div class="t m0 xb h2 y12 ff1 fs0 fc0 sc0 ls0 ws0">2</div><div class="t m1 xe h3 y3 ff1 fs1 fc0 sc0 ls0 ws0">Page</div><div class="t m0 xf h2 yf ff1 fs0 fc0 sc0 ls0 ws0">G</div><div class="t m0 x6 h2 y13 ff1 fs0 fc0 sc0 ls0 ws0">IMPLIED W<span class="_ _1"></span>ARRANTIES I<span class="_ _1"></span>NCLUDING, WI<span class="_ _1"></span>THOUT LIMITATION, THE W<span class="_ _1"></span>ARRANTIES<span class="_ _1"></span> OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS<span class="_ _1"></span> FOR A PARTICULAR PURPOSE, <span class="_ _1"></span>OR ARISING FROM A COURSE OF DEALING, TRADE USA<span class="_ _1"></span>GE, TRADE PRACTICE,<span class="_ _1"></span> OR INDUSTRY STANDARDS.</div><div class="t m0 x6 h2 y14 ff1 fs0 fc0 sc0 ls0 ws0">CONTAIN KNOW<span class="_ _1"></span>N AND UNKNOW<span class="_ _1"></span>N VIOLATIONS OR DEVIA<span class="_ _1"></span>TIONS OF INDUSTRY STANDARDS AND SPE<span class="_ _1"></span>CIFICATIONS. NVIDIA <span class="_ _1"></span>MAKES NO W<span class="_ _1"> </span>ARRANTIES<span class="_ _1"></span>, EXPRES<span class="_ _1"></span>SED, IMPLIED, ST<span class="_ _1"></span>ATUTORY OR OTHERW<span class="_ _1"></span>ISE W<span class="_ _0"> </span>ITH RESPECT TO THE MATERIA<span class="_ _1"></span>LS OR OTHERW<span class="_ _1"></span>ISE, <span class="_ _1"></span>AND EXPRESSLY <span class="_ _1"></span>DISCLAIMS ALL</div><div class="t m0 xb h2 ye ff1 fs0 fc0 sc0 ls0 ws0">1</div><div class="t m1 x10 h3 y15 ff1 fs1 fc0 sc0 ls0 ws0">TABL<span class="_ _1"></span>E OF CONT<span class="_ _1"></span>ENT<span class="_ _1"></span>S</div><div class="t m0 x4 h2 yb ff1 fs0 fc0 sc0 ls0 ws0">BOM REV</div><div class="t m4 x3 h6 y16 ff1 fs4 fc0 sc0 ls0 ws0">Serial port and JTAG</div><div class="t m4 x3 h6 y17 ff1 fs4 fc0 sc0 ls0 ws0">Block Diagram</div><div class="t m4 x3 h6 y18 ff1 fs4 fc0 sc0 ls0 ws0">IO connector 1/3</div><div class="t m4 xd h6 y19 ff1 fs4 fc0 sc0 ls0 ws0">Power M<span class="_ _2"></span>onitor I</div><div class="t m4 xd h6 y1a ff1 fs4 fc0 sc0 ls0 ws0">Power M<span class="_ _2"></span>onitor II</div><div class="t m5 x11 h7 y1b ff1 fs5 fc0 sc0 ls0 ws0">600-82597-<span class="_ _1"></span>0000-500</div><div class="t m4 x3 h6 y1c ff1 fs4 fc0 sc0 ls0 ws0">SDcard Slot</div><div class="t m4 x3 h6 y1d ff1 fs4 fc0 sc0 ls0 ws0">IO Expansion Conne<span class="_ _2"></span>ctor</div><div class="t m4 x3 h6 y1e ff1 fs4 fc0 sc0 ls0 ws0">EEPROM</div><div class="t m4 x3 h6 y1f ff1 fs4 fc0 sc0 ls0 ws0">12V BOOST</div><div class="t m4 x12 h6 y20 ff1 fs4 fc0 sc0 ls0 ws0">22</div><div class="t m4 x12 h6 y21 ff1 fs4 fc0 sc0 ls0 ws0">21</div><div class="t m4 x12 h6 y22 ff1 fs4 fc0 sc0 ls0 ws0">19</div><div class="t m4 x12 h6 y23 ff1 fs4 fc0 sc0 ls0 ws0">12</div><div class="t m4 x12 h6 y1c ff1 fs4 fc0 sc0 ls0 ws0">11</div><div class="t m4 x12 h6 y24 ff1 fs4 fc0 sc0 ls0 ws0">10</div><div class="t m4 x3 h6 y25 ff1 fs4 fc0 sc0 ls0 ws0">USB3.0 type A and USB2.0 m<span class="_ _1"></span>icro</div><div class="t m4 x3 h6 y1a ff1 fs4 fc0 sc0 ls0 ws0">BLANK</div><div class="t m4 x3 h6 y19 ff1 fs4 fc0 sc0 ls0 ws0">IO connector 3/3</div><div class="t m4 x3 h6 y26 ff1 fs4 fc0 sc0 ls0 ws0">IO connector 2/3</div><div class="t m4 x12 h6 y27 ff1 fs4 fc0 sc0 ls0 ws0">17</div><div class="t m4 x12 h6 y28 ff1 fs4 fc0 sc0 ls0 ws0">13</div><div class="t m6 x11 h8 y29 ff1 fs6 fc0 sc0 ls0 ws0">P2597<span class="_ _2"></span>-B04</div><div class="t m6 x11 h8 y13 ff1 fs6 fc0 sc0 ls0 ws0">B</div><div class="t m4 x12 h6 y1f ff1 fs4 fc0 sc0 ls0 ws0">23</div><div class="t m4 x3 h6 y21 ff1 fs4 fc0 sc0 ls0 ws0">GPIO Expanders</div><div class="t m4 x3 h6 y2a ff1 fs4 fc0 sc0 ls0 ws0">CSI Connector</div><div class="t m4 x3 h6 y27 ff1 fs4 fc0 sc0 ls0 ws0">DSI Connector</div><div class="t m1 x13 h9 y2b ff1 fs7 fc0 sc0 ls0 ws0">P2597-B0<span class="_ _1"></span>4</div><div class="t m1 x14 h9 y2c ff1 fs7 fc0 sc0 ls0 ws0">HDMI, USB, PCIe, SATA, Gbe</div><div class="t m4 x3 h6 y2d ff1 fs4 fc0 sc0 ls0 ws0">Table of Contents</div><div class="t m4 x3 h6 y2e ff1 fs4 fc0 sc0 ls0 ws0">Power Tree<span class="_ _7"> </span>5V &amp; 3V3 Vregs</div><div class="t m1 x15 h9 y2f ff1 fs7 fc0 sc0 ls0 ws0">Jetson T<span class="_ _1"></span>X1/TX2 Deve<span class="_ _1"></span>loper<span class="_ _1"></span> Kit Carrier Boa<span class="_ _1"></span>rd</div><div class="t m4 x16 h6 y17 ff1 fs4 fc0 sc0 ls0 ws0">27<span class="_ _8"> </span>DC Jack</div><div class="t m4 xd h6 y2d ff1 fs4 fc0 sc0 ls0 ws0">BLANK</div><div class="t m4 x16 h6 y26 ff1 fs4 fc0 sc0 ls0 ws0">30</div><div class="t m4 x16 h6 y2d ff1 fs4 fc0 sc0 ls0 ws0">26</div><div class="t m4 xd h6 y26 ff1 fs4 fc0 sc0 ls0 ws0">Rail Discharge</div><div class="t m4 x3 h6 y24 ff1 fs4 fc0 sc0 ls0 ws0">M.2 KEY E</div><div class="t m4 x12 h6 y30 ff1 fs4 fc0 sc0 ls0 ws0">14</div><div class="t m4 x16 h6 y2e ff1 fs4 fc0 sc0 ls0 ws0">28</div><div class="t m4 xd h6 y18 ff1 fs4 fc0 sc0 ls0 ws0">3V3 SLP AND 1.8V Vregs</div><div class="t m4 xd h6 y25 ff1 fs4 fc0 sc0 ls0 ws0">Buttons and Mechanical</div><div class="t m4 x3 h6 y31 ff1 fs4 fc0 sc0 ls0 ws0">Supervisor</div><div class="t m4 x3 h6 y20 ff1 fs4 fc0 sc0 ls0 ws0">FAN AND DEBUG</div><div class="t m4 x3 h6 y22 ff1 fs4 fc0 sc0 ls0 ws0">BLANK</div><div class="t m4 x17 h6 y25 ff1 fs4 fc0 sc0 ls0 ws0">8</div><div class="t m4 x3 h6 y32 ff1 fs4 fc0 sc0 ls0 ws0">PCIe x4 Conne<span class="_ _2"></span>ctor</div><div class="t m4 x17 h6 y18 ff1 fs4 fc0 sc0 ls0 ws0">4</div><div class="t m4 x3 h6 y28 ff1 fs4 fc0 sc0 ls0 ws0">Gigabit Ethernet</div><div class="t m4 x17 h6 y26 ff1 fs4 fc0 sc0 ls0 ws0">5</div><div class="t m4 xd h6 y32 ff1 fs4 fc0 sc0 ls0 ws0">REVISION HISTORY</div><div class="t m4 x12 h6 y16 ff1 fs4 fc0 sc0 ls0 ws0">15</div><div class="t m4 x17 h6 y2d ff1 fs4 fc0 sc0 ls0 ws0">1</div><div class="t m4 x12 h6 y33 ff1 fs4 fc0 sc0 ls0 ws0">20</div><div class="t m4 x17 h6 y1a ff1 fs4 fc0 sc0 ls0 ws0">7</div><div class="t m4 x3 h6 y23 ff1 fs4 fc0 sc0 ls0 ws0">SATA</div><div class="t m4 x17 h6 y19 ff1 fs4 fc0 sc0 ls0 ws0">6</div><div class="t m4 x12 h6 y1e ff1 fs4 fc0 sc0 ls0 ws0">24</div><div class="t m4 x12 h6 y2a ff1 fs4 fc0 sc0 ls0 ws0">18</div><div class="t m4 x3 h6 y30 ff1 fs4 fc0 sc0 ls0 ws0">HDMI</div><div class="t m4 x3 h6 y33 ff1 fs4 fc0 sc0 ls0 ws0">BLANK</div><div class="t m4 x16 h6 y18 ff1 fs4 fc0 sc0 ls0 ws0">29</div><div class="t m4 x12 h6 y31 ff1 fs4 fc0 sc0 ls0 ws0">25</div><div class="t m6 x18 h8 y29 ff1 fs6 fc0 sc0 ls0 ws0">1 OF 34</div><div class="t m4 x16 h6 y32 ff1 fs4 fc0 sc0 ls0 ws0">34</div><div class="t m4 x16 h6 y25 ff1 fs4 fc0 sc0 ls0 ws0">33</div><div class="t m4 x16 h6 y1a ff1 fs4 fc0 sc0 ls0 ws0">32</div><div class="t m4 x16 h6 y19 ff1 fs4 fc0 sc0 ls0 ws0">31</div><div class="t m4 x12 h6 y1d ff1 fs4 fc0 sc0 ls0 ws0">16</div><div class="t m4 x17 h6 y32 ff1 fs4 fc0 sc0 ls0 ws0">9</div><div class="t m4 x17 h6 y2e ff1 fs4 fc0 sc0 ls0 ws0">3</div><div class="t m4 x17 h6 y17 ff1 fs4 fc0 sc0 ls0 ws0">2</div><div class="t m0 x19 h2 yc ff1 fs0 fc0 sc0 ls0 ws0">&lt;ASSEMBLY_DESCRIPTION&gt;</div><div class="t m6 x1a h8 y13 ff1 fs6 fc0 sc0 ls0 ws0">31-MAR-201<span class="_ _2"></span>6</div><div class="t m0 x19 h2 yd ff1 fs0 fc0 sc0 ls0 ws0">Table<span class="_ _2"></span> of Co<span class="_ _2"></span>ntents</div><div class="t m3 x1b h5 y34 ff1 fs3 fc0 sc0 ls0 ws0">INA3221 (Pow<span class="_ _1"></span>er mea<span class="_ _1"></span>surement) I2C Gen<span class="_ _1"></span> 2 : 7'h42</div><div class="t m3 x1b h5 y35 ff1 fs3 fc0 sc0 ls0 ws0">Slave Device <span class="_ _1"></span> BUS:Devic<span class="_ _1"></span>e address</div><div class="t m3 x1b h5 y36 ff1 fs3 fc0 sc0 ls0 ws0">INA3221 (Pow<span class="_ _1"></span>er mea<span class="_ _1"></span>surement) I2C Gen<span class="_ _1"></span> 2 : 7'h43</div><div class="t m3 x1b h5 y37 ff1 fs3 fc0 sc0 ls0 ws0">P2597 I2C Po<span class="_ _1"></span>rt Assignments </div><div class="t m3 x1b h5 y38 ff1 fs3 fc0 sc0 ls0 ws0"> </div><div class="t m3 x1b h5 y39 ff1 fs3 fc0 sc0 ls0 ws0">TCA9539 (GPIO Expander) I2C Gen 2<span class="_ _1"></span> : 7'h74</div><div class="t m3 x1b h5 y3a ff1 fs3 fc0 sc0 ls0 ws0">TCA9539 (GPIO Expander) I2C Gen 2<span class="_ _1"></span> : 7'h77</div><div class="t m3 x1b h5 y3b ff1 fs3 fc0 sc0 ls0 ws0">BOARDID EEPROM I2<span class="_ _1"></span>C Gen 3 : 7'57h</div><div class="t m3 x1b h5 y3c ff1 fs3 fc0 sc0 ls0 ws0">P2180 I2C Po<span class="_ _1"></span>rt Assignments </div><div class="t m3 x1b h5 y3d ff1 fs3 fc0 sc0 ls0 ws0">Slave Device <span class="_ _1"></span> BUS:Devic<span class="_ _1"></span>e address</div><div class="t m3 x1b h5 y3e ff1 fs3 fc0 sc0 ls0 ws0">TMP451 (Thermal) <span class="_ _1"></span> I2C Gen<span class="_ _1"></span> 1 : 7'h4C</div><div class="t m3 x1b h5 y3f ff1 fs3 fc0 sc0 ls0 ws0">ADS1015 (ACA dete<span class="_ _1"></span>ction) <span class="_ _1"></span> I2C Gen 2 :<span class="_ _1"></span> 7'h4A</div><div class="t m3 x1b h5 y40 ff1 fs3 fc0 sc0 ls0 ws0">INA226 (Pow<span class="_ _1"></span>er measurem<span class="_ _1"></span>ent) I2C Gen<span class="_ _1"></span> 2 : 7'h46</div><div class="t m3 x1b h5 y41 ff1 fs3 fc0 sc0 ls0 ws0">INA3221 (Pow<span class="_ _1"></span>er mea<span class="_ _1"></span>surement) I2C Gen<span class="_ _1"></span> 2 : 7'h40</div><div class="t m7 x1c ha y42 ff2 fs8 fc1 sc0 ls0 ws0">Check the Bill of Materials (P2597_B04_BOM.xlsx) for the latest part stuffing information. </div><div class="t m7 x1c ha y43 ff2 fs8 fc1 sc0 ls0 ws0">Items marked as "No Stuff" are not required and should not be populated in a customer design. </div><div class="t m7 x1c ha y44 ff2 fs8 fc1 sc0 ls0 ws0">In addition, check the Jetson TX1/TX2 OEM Product Design Guides for possible additional guidance.</div></div><div class="pi" data-data='{"ctm":[0.000000,-0.806045,0.806045,0.000000,0.000000,678.690176]}'></div></div></body></html>
评论
    相关推荐
    • 深度学习工具箱模型量化库：量化和压缩深度学习模型-matlab开发
      深度学习工具箱模型量化库可对您的深度学习模型进行量化和压缩。 它提供了仪器服务，使您能够在校准步骤中收集有关权重，激活和中间计算的层级数据。 使用仪器数据，库/附加组件可对模型进行量化，并提供度量标准以...
    • 深度学习简介
      深度学习简介，ppt课件，介绍了额CNN和RNN
    • 深度学习引擎 OneFlow 技术实践
      深度学习引擎 OneFlow 技术实践
    • Deeplearning深度学习笔记v5.6_吴恩达.zip
      3. 硬件提升。这三点使得神经网络（特别是深层网络）的训练速度大幅度提升。前面有说到，模型优化调整过程对于模型的建立至关重要。使用机器学习解决实际问题是一个持续迭代探索优化的过程，需要不断地试错。就好比...
    • 深度学习资料+官方文档
      深度学习的概念源于人工神经网络的研究。含多隐层的多层感知器就是一种深度学习结构。
    • arXiv论文：自动驾驶中深度学习.zip
      讲述了自动驾驶中的深度学习 另外，还包含以下资料的获取方式： 涵盖感知，规划和控制，ADAS，传感器； 1. apollo相关的技术教程和文档； 2. adas（高级辅助驾驶）算法设计（例如AEB,ACC,LKA等） 3. 自动驾驶鼻祖...
    • 《深度学习导论及案例分析》.rar
      《深度学习导论及案例分析 《深度学习导论及案例分析》_李玉鉴.rar 》_李玉鉴.rar
    • Jetson_TX1_TX2_硬件开发资料-原理图-pcb
      NVIDIA TX1 TX2是深度学习和智能硬件领域非常好的开发平台，这里提供硬件原理图和PCB布局图等开发资料，供开发者学习、使用
    • 基于深度学习的目标检测技术综述_陆峰.rar
      近年来, 目标检测的深度学习算法有突飞猛进的发展. 基于深度 学习的目标检测算法大致可分为基于候选区域和基于回归两大类. 基于候选区域的目标检测算法精度高, 但是结构 复杂, 检测速度较慢. 而基于回归的目标检测...
    • SIM800C_MQTT.rar
      使用SIM800C模块，使用MQTT协议，连接中国移动onenet平台，能实现数据的订阅、发布、存储等
    最新资源