ZC706评估板amp工程

  • foryoung
    了解作者
  • VHDL
    开发工具
  • 34.4MB
    文件大小
  • zip
    文件格式
  • 0
    收藏次数
  • 10 积分
    下载积分
  • 0
    下载次数
  • 2022-08-11 14:21
    上传日期
ZC706评估板(XC7Z045)的双核AMP实验
ZC706PS_AMP.zip
内容介绍
/***************************************************************************** * MODIFICATION HISTORY: * * Ver Who Date Changes * ----- ---- -------- --------------------------------------------------- * 3.02a sdm 05/30/11 Added Xuint64 typedef and XUINT64_MSW/XUINT64_LSW macros * 3.02a sdm 06/27/11 Added INST_SYNC and DATA_SYNC macros for all the CPUs * 3.02a sdm 07/07/11 Updated ppc440 boot.S to set guarded bit for all but * cacheable regions * Update ppc440/xil_cache.c to use CACHEABLE_REGION_MASK * generated by the cpu driver, for enabling caches * 3.02a sdm 07/08/11 Updated microblaze cache flush APIs based on write-back/ * write-thru caches * 3.03a sdm 08/20/11 Updated the tag/data RAM latency values for L2CC * Updated the MMU table to mark OCM in high address space * as inner cacheable and reserved space as Invalid * 3.03a sdm 08/20/11 Changes to support FreeRTOS * Updated the MMU table to mark upper half of the DDR as * non-cacheable * Setup supervisor and abort mode stacks * Do not initialize/enable L2CC in case of AMP * Initialize UART1 for 9600bps in case of AMP * 3.03a sdm 08/27/11 Setup abort and supervisor mode stacks and don't init SMC * in case of AMP * 3.03a sdm 09/14/11 Added code for performance monitor and L2CC event * counters * 3.03a sdm 11/08/11 Updated microblaze xil_cache.h file to include * xparameters.h file for CR630532 - Xil_DCacheFlush()/ * Xil_DCacheFlushRange() functions in standalone BSP v3_02a * for MicroBlaze will invalidate data in the cache instead * of flushing it for writeback caches * 3.04a sdm 11/21/11 Updated to initialize stdio device for 115200bps, for PS7 * 3.04a sdm 01/02/12 Updated to clear cp15 regs with unknown reset values * Remove redundant dsb/dmb instructions in cache maintenance * APIs * Remove redundant dsb in mcr instruction * 3.04a sdm 01/13/12 Updated MMU table to mark DDR memory as Shareable * 3.05a sdm 02/02/12 Removed some of the defines as they are being generated through * driver tcl in xparameters.h. Update the gcc/translationtable.s * for the QSPI complete address range - DT644567 * Removed profile directory for armcc compiler and changed * profiling setting to false in standalone_v2_1_0.tcl file * Deleting boot.S file after preprocessing for armcc compiler * 3.05a asa 03/11/12 Updated the function Xil_EnableMMU in file xil_mmu.c to * invalidate the caches before enabling back the MMU and * D cache. * 3.05a asa 04/15/12 Updated the function Xil_SetTlbAttributes in file * xil_mmu.c. Now we invalidate UTLB, Branch predictor * array, flush the D-cache before changing the attributes * in translation table. The user need not call Xil_DisableMMU * before calling Xil_SetTlbAttributes. * 3.06a asa/ 06/17/12 Removed the UART initialization for Zynq. For PEEP, the UART * sgd initialization is present. Changes for this were done in * uart.c and xil-crt0.s. * Made changes in xil_io.c to use volatile pointers. * Made changes in xil_mmu.c to correct the function * Xil_SetTlbAttributes. * Changes are made xil-crt0.s to initialize the static * C++ constructors. * Changes are made in boot.s, to fix the TTBR settings, * correct the L2 Cache Auxiliary register settings, L2 cache * latency settings. * 3.07a asa/ 07/16/12 Made changes in cortexa9/xtime_l.c, xtime_l.h, sleep.c * sgd usleep.c to use global timer intstead of CP15. * Made changes in cortexa9/gcc/translation_table.s to map * the peripheral devices as shareable device memory. * Made changes in cortexa9/gcc/xil-crt0.s to initialize * the global timer. * Made changes in cortexa9/armcc/boot.S to initialize * the global timer. * Made changes in cortexa9/armcc/translation_table.s to * map the peripheral devices as shareable device memory. * Made changes in cortexa9/gcc/boot.S to optimize the * L2 cache settings. Changes the section properties for * ".mmu_tbl" and ".boot" sections in cortexa9/gcc/boot.S * and cortexa9/gcc/translation_table.S. * Made changes in cortexa9/xil_cache.c to change the * cache invalidation order. * 3.07a asa 08/17/12 Made changes across files for Cortexa9 to remove * compilation/linking issues for C++ compiler. * Made changes in mb_interface.h to remove compilation/ * linking issues for C++ compiler. * Added macros for swapb and swaph microblaze instructions * mb_interface.h * Remove barrier usage (SYNCHRONIZE_IO) from xil_io.c * for CortexA9. * 3.07a asa 08/30/12 Updated for CR 675636 to provide the L2 Base Address * 3.07a asa 08/31/12 Added xil_printf.h include * 3.07a sgd 09/18/12 Corrected the L2 cache enable settings * Corrected L2 cache sequence disable sequence * 3.07a sgd 10/19/12 SMC NOR and SRAM initialization with compiler option * 3.09a asa 01/25/13 Updated to push and pop neon registers into stack for * irq/fiq handling. * Relocated COUNTS_PER_SECOND from sleep.c to xtime_l.h. This * fixes the CR #692094. * 3.09a sgd 02/14/13 Fix for CRs 697094 (SI#687034) and 675552. * 3.10a srt 04/18/13 Implemented ARM Erratas. * Cortex A9 Errata - 742230, 743622, 775420, 794073 * L2Cache PL310 Errata - 588369, 727915, 759370 * Please refer to file 'xil_errata.h' for errata * description. * 3.10a asa 05/04/13 Added support for L2 cache in MicroBlaze BSP. The older * cache APIs were corresponding to only Layer 1 cache * memories. New APIs were now added and the existing cache * related APIs were changed to provide a uniform interface * to flush/invalidate/enable/disable the complete cache * system which includes both L1 and L2 caches. The changes * for these were done in: * src/microblaze/xil_cache.c and src/microblaze/xil_cache.h * files. * Four new files were added for supporting L2 cache. They are: * microblaze_flush_cache_ext.S-> Flushes L2 cache * microblaze_flush_cache_ext_range.S -> Flushes a range of * memory in L2 cache. * microblaze_invalidate_cache_ext.S-> Invalidates L2 cache * microblaze_invalidate_cache_ext_range -> Invalidates a * range of memory in L2 cache. * These changes are done to implement PR #697214. * 3.10a asa 05/13/13 Modified cache disable APIs at src/cortexa9/xil_cache.c to * fix the CR #706464. L2 cache disabling happens independent * of L1 data cache disable operation. Changes are done in the * same file in cache handling APIs to do a L2 cache sync * (poll reg7_?cache_?sync). This fixes CR #700542. * 3.10a asa 05/20/13 Added API/Macros for enabling and disabling nested * interrupts for ARM. These are done to fix the CR#699680. * 3.10a srt 05/20/13 Made changes in cache maintenance APIs to do a proper cach * sync operation. This fixes the CR# 716781. * 3.11a asa 09/07/13 Updated armcc specific BSP files to have proper support * for armcc toolchain. * Modified asm_vectors.S (gcc) and asm_vectors.s (armcc) to * fix issues related to NEON context saving. The assembly * routines for IRQ and FIQ handling are modified. * Deprecated the older BSP (3.10a). * 3.11a asa 09/22/13 Fix for CR#732704. Cache APIs are modified to avoid * various potential issues. Made changes
评论
    相关推荐
    • gtx_aurora_zc706_example.zip
      Aurora 8B/10B协议是Xilinx公司针对高速传输开发的一种可裁剪的轻量级链路层协议,通过一条或多条串行链路实现两设备间的数据传输。协议Aurora协议可以支持流和帧两种数据传输模式,以及全双工、单工等数据通信方式...
    • hdl:HDL库和项目
      该存储库包含HDL代码(Verilog或VHDL)和使用Xilinx和/或Intel工具链创建和构建特定FPGA示例设计所需的Tcl脚本。 支持 HDL按“原样”提供,仅在提供支持。 如果您觉得不能,或不想在提问,则不要使用或查看在此...
    • rc-fpga-zcu:将fpga-zynq(火箭芯片)移植到Xilinx ZYNQ Ultrascale +板(ZCU102)
      Xilinx ZYNQ Ultrascale + ZCU102上的RISC-V火箭芯片 关于这个仓库 这是FPGA 上RISC-V的ZCU102端口。 ZCU102至少可以容纳四芯RISC-V核火箭芯片。 该存储库的火箭芯片版本与原始存储库相同,该原始存储库在2018年4月...
    • openwifi-hw:Openwifi的FPGA硬件设计
      openwifi硬件 openwifi:基于macOS11的全栈IEEE802.11 / Wi-Fi设计基于SDR(软件定义无线电)。... zc706_fmcs2 (Xilinx ZC706开发板+ FMCOMMS2 / 3/4) zed_fmcs2公司(Xilinx ZED板+ FMCOMMS2 / 3/4) -不需要V
    • fpga_template:一个Xilinx Vivado工具链的带有相关脚本的FPGA设计模板
      环境要求 Windows-MSYS2(推荐) 建议对于Windows使用MSYS2系统。 这提供了兼容的Bash shell和关联的命令行工具,以及使用Arch Linux公认的Pacman工具来管理安装的有用工具。 建议使用MSYS2而不是Cygwin,因为MSYS2...
    • matlab代码仿真功放-Digital-Predistortion-in-Software-defined-Radio:MP型
      ZC706 评估板设计 AD9371 射频收发器 硬件设置 在片上系统 (SoC) 平台上设计并实现了基于软件定义无线电 (SDR) 的收发器系统,该系统由高速 Arm 嵌入式处理器和可重新配置的 FPGA 组成。 由于 PA 在饱和区的非线性...
    • flocra:基于流的流ocra控制器
      这是絮状HDL文件,Icarus Verilog测试平台,Verilator仿真框架和Vivado IP核心XML描述的集中存储库。 Flocra使用Xilinx Zynq ZC-7020芯片设计用于STEMlab-122.88器件,但是如果减小了主存储器或FIFO的大小,它将很...
    • ov_ftdi_2020_0607.tar.gz
      在2ecafc版本的基础上,删除原来submodule对应的migen(版本为0.8),改为使用当前最新的migen(0.9.x),仓库为https://github.com/m-labs/migen.git下的b1b2b298b85a795239daad84c75be073ddc4f8bd(zc706: redo FMC ...
    • Zedboard+Vivado2015.2中基于SOC的流水灯项目
      Zedboard中基于SOC的流水灯项目 郑郁正(百度) 本项目完全参巧官网教程。为了方便验证,此处提供了全部代码。项目中提供的官网入门方案:ug940-vivado-tutorial-embedded-design.pdf。 ZedBoard平台的出现,加速...
    • libiconv-1.1.tar.gz
      字符集转换程序