信号频率、信号幅度测量

  • Ade123
    了解作者
  • Vivado
    开发工具
  • 63.2MB
    文件大小
  • zip
    文件格式
  • 0
    收藏次数
  • 10 积分
    下载积分
  • 0
    下载次数
  • 2022-11-28 14:37
    上传日期
接收单元的信号处理,信号幅度测量、信号频率测量,有详细的说明
FFT_SignalAmp.zip
内容介绍
################################################################################ # Vivado (TM) v2017.4 (64-bit) # # README.txt: Please read the sections below to understand the steps required # to simulate the design for a simulator, the directory structure # and the generated exported files. # ################################################################################ 1. Simulate Design To simulate design, cd to the simulator directory and execute the script. For example:- % cd questa % ./top.sh The export simulation flow requires the Xilinx pre-compiled simulation library components for the target simulator. These components are referred using the '-lib_map_path' switch. If this switch is specified, then the export simulation will automatically set this library path in the generated script and update, copy the simulator setup file(s) in the exported directory. If '-lib_map_path' is not specified, then the pre-compiled simulation library information will not be included in the exported scripts and that may cause simulation errors when running this script. Alternatively, you can provide the library information using this switch while executing the generated script. For example:- % ./top.sh -lib_map_path /design/questa/clibs Please refer to the generated script header 'Prerequisite' section for more details. 2. Directory Structure By default, if the -directory switch is not specified, export_simulation will create the following directory structure:- <current_working_directory>/export_sim/<simulator> For example, if the current working directory is /tmp/test, export_simulation will create the following directory path:- /tmp/test/export_sim/questa If -directory switch is specified, export_simulation will create a simulator sub-directory under the specified directory path. For example, 'export_simulation -directory /tmp/test/my_test_area/func_sim' command will create the following directory:- /tmp/test/my_test_area/func_sim/questa By default, if -simulator is not specified, export_simulation will create a simulator sub-directory for each simulator and export the files for each simulator in this sub-directory respectively. IMPORTANT: Please note that the simulation library path must be specified manually in the generated script for the respective simulator. Please refer to the generated script header 'Prerequisite' section for more details. 3. Exported script and files Export simulation will create the driver shell script, setup files and copy the design sources in the output directory path. By default, when the -script_name switch is not specified, export_simulation will create the following script name:- <simulation_top>.sh (Unix) When exporting the files for an IP using the -of_objects switch, export_simulation will create the following script name:- <ip-name>.sh (Unix) Export simulation will create the setup files for the target simulator specified with the -simulator switch. For example, if the target simulator is "ies", export_simulation will create the 'cds.lib', 'hdl.var' and design library diectories and mappings in the 'cds.lib' file.
评论
    相关推荐
    • fft fpga.rar
      please copy this file very very good source code!!!!
    • FFT算法相关FPGA代码
      zhe shi FFT suan fa xiang guan FPGA dai ma
    • FPGA实现FFT算法
      zai xue xi fpga yao liaojie yi xie suan fa shi hen tou tong ,zhe ge dui chu xuezhe yinggai you bangzhu
    • 基于fpga FFT处理
      基于FPGAFFT的描述语言。有详细说明每一个模块,和那个时序图。
    • 基于FPGAfft变换
      用VHDL语言实现256点fft变换,可以作为项目代码使用,精度较高
    • FFT FPGA VERILOG 可综合,申请加精
      可以在ISE10.1上完美综合,申请加精 史上最完整的FFT源码
    • FPGA进行FFT
      FPGA进行FFT的verilog代码工程,可直接综合下载至FPGA的芯片中
    • FPGA FFT的实现
      使用Quartus8.0自带的IP核设计FFT运算模块
    • FPGAFFT资料
      包含:基于IP核的FPGA_FFT_算法模块的设计与实现.pdf、基于IPCore的FFT仿真与硬件实现.pdf、基于FPGA的高性能32位浮点FFT+IP核的开发.pdf、pointFFTR2MDC(全).rar、fft1024.rar、FFT_verilog(altera内核).rar、...
    • 2维FFTFPGA实现
      xilinx FPGA的二维FFT实现,有完整的testbench代码,绝对是不容错过的优秀代码。经过matlab仿真对比,精度令人满意。