an428.rar

  • PUDN用户
    了解作者
  • PDF
    开发工具
  • 278KB
    文件大小
  • rar
    文件格式
  • 0
    收藏次数
  • 1 积分
    下载积分
  • 6
    下载次数
  • 2009-11-24 12:15
    上传日期
MAX II CPLD 设计手册 英文版
an428.rar
  • an428.pdf
    424.8KB
内容介绍
<html xmlns="http://www.w3.org/1999/xhtml"> <head> <meta charset="utf-8"> <meta name="generator" content="pdf2htmlEX"> <meta http-equiv="X-UA-Compatible" content="IE=edge,chrome=1"> <link rel="stylesheet" href="https://static.pudn.com/base/css/base.min.css"> <link rel="stylesheet" href="https://static.pudn.com/base/css/fancy.min.css"> <link rel="stylesheet" href="https://static.pudn.com/prod/directory_preview_static/622baaea15da9b288b535061/raw.css"> <script src="https://static.pudn.com/base/js/compatibility.min.js"></script> <script src="https://static.pudn.com/base/js/pdf2htmlEX.min.js"></script> <script> try{ pdf2htmlEX.defaultViewer = new pdf2htmlEX.Viewer({}); }catch(e){} </script> <title></title> </head> <body> <div id="sidebar" style="display: none"> <div id="outline"> </div> </div> <div id="pf1" class="pf w0 h0" data-page-no="1"><div class="pc pc1 w0 h0"><img class="bi x0 y0 w1 h1" alt="" src="https://static.pudn.com/prod/directory_preview_static/622baaea15da9b288b535061/bg1.jpg"><div class="t m0 x1 h2 y1 ff1 fs0 fc0 sc0 ls0 ws0">Altera Corporation<span class="_ _0"> </span> <span class="_ _1"> </span>1</div><div class="t m0 x1 h2 y2 ff1 fs0 fc0 sc0 ls1 ws1">AN-428-1.1<span class="_ _2"> </span><span class="fc1 ls2">Preliminary</span></div><div class="t m0 x2 h2 y3 ff1 fs0 fc1 sc0 ls2 ws2">Application Note 428</div><div class="t m0 x3 h3 y4 ff1 fs1 fc0 sc0 ls3 ws3">MAX II CPLD</div><div class="t m0 x4 h3 y5 ff1 fs1 fc0 sc0 ls4 ws4">Design Guidelines</div><div class="t m0 x1 h4 y6 ff2 fs2 fc0 sc0 ls5 ws1">Introduction</div><div class="t m0 x5 h5 y7 ff3 fs3 fc0 sc0 ls6 ws5">W<span class="_ _3"></span>ith the flexibility of complex programmable logic devic<span class="_ _4"></span>es (CPLDs), </div><div class="t m0 x5 h5 y8 ff3 fs3 fc0 sc0 ls7 ws6">together with their low power consumption and <span class="_ _3"></span>low cost, more designers </div><div class="t m0 x5 h5 y9 ff3 fs3 fc0 sc0 ls8 ws7">are using CPLDs in their system design. Using MAX</div><div class="t m0 x6 h6 ya ff3 fs4 fc0 sc0 ls9 ws1">&#174;</div><div class="t m0 x7 h5 yb ff3 fs3 fc0 sc0 lsa ws8"> II CPLDs in your </div><div class="t m0 x5 h5 yc ff3 fs3 fc0 sc0 lsb ws9">design can be very straightforwar<span class="_ _5"></span>d when you have some guidelines to </div><div class="t m0 x5 h5 yd ff3 fs3 fc0 sc0 lsc wsa">follow<span class="_ _6"></span>, even if you ar<span class="_ _3"></span>e <span class="_ _4"></span>not a freque<span class="_ _3"></span>nt CPLD user<span class="_ _3"></span>. This applicatio<span class="_ _3"></span>n <span class="_ _4"></span>note </div><div class="t m0 x5 h5 ye ff3 fs3 fc0 sc0 lsd wsb">aims to provide the ne<span class="_ _3"></span>cessary guidelines<span class="lsb wsc"> on using MAX II devices in your </span></div><div class="t m0 x5 h5 yf ff3 fs3 fc0 sc0 lse wsd">design, and help you avoid some of the <span class="_ _4"></span>problems users fr<span class="_ _3"></span>equently face.</div><div class="t m0 x5 h5 y10 ff3 fs3 fc0 sc0 lsf wse">The design guidelines<span class="_ _3"></span> <span class="_ _4"></span>in this application note ar<span class="_ _3"></span>e <span class="_ _4"></span>categorized under the </div><div class="t m0 x5 h5 y11 ff3 fs3 fc0 sc0 ls10 wsf">following sections:</div><div class="t m0 x5 h5 y12 ff4 fs0 fc2 sc0 ls9 ws1">&#9632;<span class="_ _7"> </span><span class="ff3 fs3 fc3 ls7 ws10">&#8220;CPLD Selection&#8221; on page<span class="_"> </span>1</span></div><div class="t m0 x5 h5 y13 ff4 fs0 fc2 sc0 ls9 ws1">&#9632;<span class="_ _7"> </span><span class="ff3 fs3 fc3 ls11 ws11">&#8220;Hardwar<span class="_ _3"></span>e Setup Checklist&#8221; on page<span class="_"> </span>3</span></div><div class="t m0 x5 h5 y14 ff4 fs0 fc2 sc0 ls9 ws1">&#9632;<span class="_ _7"> </span><span class="ff3 fs3 fc3 ws12">&#8220;Design Checklist&#8221; on page<span class="_"> </span>12</span></div><div class="t m0 x5 h5 y15 ff4 fs0 fc2 sc0 ls9 ws1">&#9632;<span class="_ _7"> </span><span class="ff3 fs3 fc3 lsb ws9">&#8220;Additional Development T<span class="_ _6"></span>ools and Refer<span class="_ _3"></span>ences&#8221; on page<span class="_"> </span>18</span></div><div class="t m0 x8 h7 y16 ff5 fs5 fc2 sc0 ls9 ws1">f<span class="_ _8"> </span><span class="ff3 fs3 fc0 ls12 ws13">For detailed information about the MAX <span class="ls13 ws14">II device specification,<span class="_ _4"></span> refer to </span></span></div><div class="t m0 x5 h8 y17 ff3 fs3 fc0 sc0 ls14 ws1">the <span class="ff6 fc3 ls15 ws15">MAX II Device Handbook<span class="_ _4"></span></span><span class="ff6 ls9">.</span></div><div class="t m0 x1 h4 y18 ff2 fs2 fc0 sc0 ls16 ws16">CPLD Selection</div><div class="t m0 x5 h5 y19 ff3 fs3 fc0 sc0 ls12 ws17">The MAX II CPLD family o<span class="_ _3"></span>ffers various device densities to cater <span class="_ _3"></span>to </div><div class="t m0 x5 h5 y1a ff3 fs3 fc0 sc0 ls14 ws18">differ<span class="_ _3"></span>ent user needs. Here are some<span class="_ _5"></span><span class="ls17 ws19"> factors you should consider when </span></div><div class="t m0 x5 h5 y1b ff3 fs3 fc0 sc0 ls12 ws13">choosing the MAX II device:</div><div class="t m0 x5 h5 y1c ff4 fs0 fc2 sc0 ls9 ws1">&#9632;<span class="_ _7"> </span><span class="ff3 fs3 fc0 ls18 ws1a">Number of user I/Os and package offerings</span></div><div class="t m0 x5 h5 y1d ff4 fs0 fc2 sc0 ls9 ws1">&#9632;<span class="_ _7"> </span><span class="ff3 fs3 fc0 ls19 ws1b">Logic density</span></div><div class="t m0 x5 h5 y1e ff4 fs0 fc2 sc0 ls9 ws1">&#9632;<span class="_ _7"> </span><span class="ff3 fs3 fc0">V</span></div><div class="t m0 x9 h6 y1f ff3 fs4 fc0 sc0 ls1a ws1">CCINT</div><div class="t m0 xa h5 y1e ff3 fs3 fc0 sc0 ls18 ws1c"> and power consumption</div><div class="t m0 x5 h5 y20 ff4 fs0 fc2 sc0 ls9 ws1">&#9632;<span class="_ _7"> </span><span class="ff3 fs3 fc0 ls1b ws1d">T<span class="_ _6"></span>emperature grade</span></div><div class="t m0 x5 h9 y21 ff2 fs6 fc0 sc0 ls1c ws1e">Number of User I/Os and P<span class="_ _3"></span>ackage Offerings</div><div class="t m0 x5 h5 y22 ff3 fs3 fc0 sc0 ls1b ws1f">The MAX II family has a maximum of<span class="ls18 ws1a"> 272 input/output (I/O) <span class="_ _4"></span>pins. The </span></div><div class="t m0 x5 h5 y23 ff3 fs3 fc0 sc0 ls1d ws20">devices ar<span class="_ _3"></span>e available in various packages a<span class="_ _3"></span>nd are suitable for <span class="_ _3"></span>different </div><div class="t m0 x5 h5 y24 ff3 fs3 fc0 sc0 lse ws21">board r<span class="_ _3"></span>equirements. The MAX II Mi<span class="ls9 ws12">cr<span class="_ _3"></span>o FineLine BGA packages are </span></div><div class="t m0 x5 h5 y25 ff3 fs3 fc0 sc0 ls1e ws22">designed for portable a<span class="ls1f ws23">pplications, where space-<span class="ls14 ws18">saving is important. </span></span></div><div class="t m0 x5 h5 y26 ff3 fs3 fc0 sc0 ls20 ws24">MAX II devices support vertical mi<span class="ls7 ws10">gration within the same package, </span></div><div class="t m0 x5 h5 y27 ff3 fs3 fc0 sc0 ls21 ws25">allowing an easy switch between dif<span class="_ _3"></span>ferent device densit<span class="_ _3"></span>ies. <span class="fc3 ls22 ws1">Ta<span class="_ _9"></span>b<span class="_ _9"></span>l<span class="_ _a"></span>e<span class="_ _b"> </span>1<span class="_ _a"></span></span><span class="ls23 ws26"> sh<span class="_ _4"></span>ows </span></div><div class="t m0 x5 h5 y28 ff3 fs3 fc0 sc0 ls24 ws27">the packages and the number of us<span class="ls14 ws28">er I/O pins available for MA<span class="_ _5"></span>X II </span></div><div class="t m0 x5 h5 y29 ff3 fs3 fc0 sc0 ls25 ws1">devices.</div><div class="t m0 xb ha y2a ff2 fs7 fc1 sc0 ls26 ws29">December 2007, Ve<span class="_ _4"></span>r 1.1</div><a class="l" rel='nofollow' onclick='return false;'><div class="d m1"></div></a><a class="l" rel='nofollow' onclick='return false;'><div class="d m1"></div></a><a class="l" rel='nofollow' onclick='return false;'><div class="d m1"></div></a><a class="l" rel='nofollow' onclick='return false;'><div class="d m1"></div></a><a class="l" rel='nofollow' onclick='return false;'><div class="d m1"></div></a><a class="l" rel='nofollow' onclick='return false;'><div class="d m1"></div></a></div><div class="pi" data-data='{"ctm":[1.904762,0.000000,0.000000,1.904762,-102.857143,-137.142857]}'></div></div> </body> </html>
评论
    相关推荐
    • MAX_II_examples_of_internal_shocks_clock.rar
      BJ-EPM240V2实验例程以及说明文档实验之十三MAX II内部震荡时钟实例
    • MAXII.rar
      MAX II EPM7000 系列 FPGA CPLD 芯片的使用手册,仅供参考,
    • max2.zip
      maxii里面有MAXII 所有CPLD的引脚封装,功能描述,以及其他的一些功能介绍,是学习CPLD的很不错的资料
    • MAXII.rar
      功耗是前一代CPLD系列的十分之一――MAX II器件的动态功耗很低,所以运行功耗较低。MAX II系列功耗是低成本MAX 3000A系列的十分之一。
    • maxII.rar
      maxii是ALTERA公司开发的一块fpga芯片,功能齐全,价格实惠,是该公司面向低消费市场开发的
    • MAX-II-Device-Family-Datasheet.rar
      EPM240 Datasheet Document
    • MAX+Plus II实验教材
      实验教材以及应用例子哦,有十几个实验的,赶快下载!
    • 利用MAX II CPLD实现LCD控制器
      利用MAX II CPLD 实现LCD 控制器,里面有中文文档,稍加修改的话,可以用于FPGA。来自Altera官网,绝对好用!
    • MAX+PLUS II 10.21升级包和全功能license
      Max+plusII是Altera公司推出的的第三代PLD开发系统(Altera第四代PLD开发系统被称为:QuartusII,主要用于设计新器件和大规模CPLD/FPGA).使用MAX+PLUSII的设计者不需精通器件内部的复杂结构